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Silicon Photonic Subsystems for Inter-Chip Optical Networks
Alexander Gazman
The continuous growth of electronic compute and memory nodes in terms of the num-
ber of I/O pins, bandwidth, and areal throughput poses major integration and packaging
challenges associated with offloading multi-Tbit/s data rates within the few pJ/bit targets.
While integrated photonics are already deployed in long and short distances such as in-
ter and intra data centers communications, the promising characteristics of the silicon
photonic platform set it as the future technology for optical interconnects in ultra short
inter-chip distances. The high index contrast between the waveguide and the cladding
together with strong thermo-optic and carrier effects in silicon allows developing a wide
range of micro-scale and low power optical devices compatible with the CMOS fabrica-
tion processes. Furthermore, the availability of photonic foundries and new electrical
and optical co-packaging techniques further pushes this platform for the next steps of
commercial deployment.
The work in this dissertation presents the current trends in high-performance memory
and processor nodes and gives motivation for disaggregated and reconfigurable inter-chip
network enabled with the silicon photonic layer. A dense WDM transceiver and broad-
band switch architectures are discussed to support a bi-directional network of ten hybrid-
memory cubes (HMC) interconnected to ten processor nodes with an overall aggregated
bandwidth of 9.6Tbit/s. Latency and energy consumption are key performance param-
eters in a processor to primary memory nodes connectivity. The transceiver design is
based on energy-efficient micro-ring resonators, and the broadband switch is constructed
with 2x2 Mach-Zehnder elements for nano-second reconfiguration. Each transceiver is
based on hundreds of micro-rings to convert the native HMC electrical protocol to the
optical domain and the switch is based on tens of hundreds of 2x2 elements to achieve
non-blocking all-to-all connectivity.
The next chapters focus on developing methods for controlling and monitoring such
complex and highly integrated silicon photonic subsystems. The thermo-optic effect is
characterized and we show experimentally that the phase of the optical carrier can be
reliably controlled with pulse-width modulation (PWM) signal, ultimately relaxing the
need for hundreds of digital to analog converters (DACs). We further show that doped
waveguide heaters can be utilized as in-line optical power monitors by measuring photo-
conductance current, which is an alternative for the conventional tapping and integration
of photo-diodes.
The next part concerned with a common cascaded micro-ring resonator in a WDM
transceiver design. We develop on an FPGA control algorithm that abstracts the physical
layer and takes user-defined inputs to set the resonances to the desired wavelength in
a unicast and multicast transmission modes. The associated sensitivities of these silicon
ring resonators are presented and addressed with three closed-loop solutions. We first
show a closed-loop operation based on tapping the error signal from the drop port of the
micro-ring. The second solution presents a resonance wavelength locking with a single
digital I/O for control and feedback signals. Lastly, we leverage the photo-conductance
effect and demonstrate the locking procedure using only the doped heater for both control
and feedback purposes.
To achieve the inter-chip reconfigurability we discuss recent advances of high-port-
count SiP broadband switches for reconfigurable inter-chip networks. To ensure optimal
operation in terms of low insertion loss, low cross-talk and high signal integrity per rout-
ing path, hundreds of 2x2 Mach-Zehnder elements need to be biased precisely for the cross
and bar states. We address this challenge with a tapless and a design agnostic calibra-
tion approach based on the photo-conductance effect. The automated algorithm returns
a look-up table for all for each 2x2 element and the associated calibrated biases. Each
routing scenario is then tested for insertion loss, crosstalk and bit-error rate of 25Gbit/s
4-level pulse amplitude modulation signals. The last part utilizes the Mach-Zehnder inter-
ferometers in WDM transceiver applications. We demonstrate a polarization insensitive
four-channel WDM receiver with 40Gbit/s per channel and a transmitter design generat-
ing 8-level pulse amplitude modulation signals at 30Gbit/s.
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Silicon Photonic (SiP) technology has undergone tremendous progress in the past three
decades. From fundamental discoveries and first demonstrations of integrated optical el-
ements on the silicon platform [1, 2, 3] to complex designs consisting of thousands of
elements on a single optical chip [4, 5]. Integrated photonic devices can be fabricated
using other materials such as indium phosphide (InP) and lithium niobate (LiNBO3), how-
ever, several factors set the SiP platform as the promising candidate the for future opti-
cal inter-chip links. The high-index of refraction difference between silicon waveguide
(nSi = 3.47) and silicon oxide cladding (nSiO2 = 1.44) [6] enables strong mode confine-
ment in a nano-scale waveguide structures. Ultimately, this allows fabricating low-loss
and small footprint optical devices. Together with strong thermo/electro-optic properties
[7, 8] enabled to demonstrate a wide range of active and passive designs.
Compatibility with CMOS fabrication process opens an opportunity for high-volume
production at low-cost [11]. The economic potential of SiP based components and market
forecasts reaching >$1B in the next few years [12] has further pushed this technology for
the next steps of commercialization. Similarly to electronic tape-out processes, foundries
across the world such as IME in Asia, IMEC and Leti in Europe, AIM, and GlobalFoundries
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Figure 1.1: (a) Photonic material stack provided by Leti supporting two photonic (silicon
and silicon-nitride) and two electrical layers (adopted from [9]) (b) Example of silicon pho-
tonic components availible through Analog Phonics PDK: 1) Mach-Zehnder modulator,
2) micro-disk modulator, 3) 1x2 splitter, 4) photonic ”via”, 5) edge-coupler, and 6) vertical
coupler (adopted from [10])
grams. The foundries provide a description of the photonic material stack as illustrated
in Fig. 1.1(a). With this information and the specific design rules, it gives the opportunity
to develop costume devices with basic components such as waveguides, doped regions,
and heating elements. The other option is to utilize the library of components provided
foundries through a process-design-kit (PDK). Figure 1.1(b) show a snapshot of a PDK
provided developed by Analog Photonics [10] for AIM [13]. The PDKs include a variety
of components such as modulators, receivers, switches, couplers, and fiber attach ele-





Figure 1.2: Recent high perfomance component demonstrations: (a) 60Ghz bandwidth
photodetector [14] (b) low-power 128Gbit/s Mach-Zehnder modulator [15] (c) low-power
128Gbit/s micro-ring modulator [16] (d) polarization insensitive 2x2 broadband switch
[17] (e) edge fiber coupler with <1dB of loss [18]
(WDM) transmission schemes.
The research community is parallelly optimizing the performance of the individual
components focusing on the areal bandwidth density, aggregated bandwidth, and energy
efficiency. Figure 1.2 shows some of the recent high-performance SiP designs: a low-bias
60Ghz bandwidth photodetector (a), fJ/bit range 128Gbit/s Mach-Zehnder (b) and ring
resonator modulator (c), polarization independent broadband switch (d), and a sub-1dB
loss fiber-to-chip coupler (e). Some of these improvements are implemented and added in
the newer releases of the PDK versions.
Utilizing the SiP technology as an interconnect solution for high-bandwidth nodes
such as FPGAs, CPUs, GPUs, and memories requires to consider electro-optic co-
packaging techniques. The integration of the multi-chip module (MCM) goals are fo-
cused on low-optical loss, signal integrity performance and manufacturability. Figure 1.3
shows three common integration approaches being developed and deployed today. They
are based on hybrid integration where the photonic and the electronic integrated circuits
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Figure 1.3: Schematics of the three hybrid integration approaches: in 2D the photonic
and electronic ICs are places on a PCB band electrically connected with wire-bonds or
on-board traces, in 3D the the electronic IC is placed on top of the photonic IC, and in 2.5D
integration an interposer layer is used to host both photonic and electronic ICs (adopted
from [19])
(IC) are fabricated separately and then placed 2D, 2.5D and 3D approaches.
In the 2D case, the ICs are placed on a printed circuit board (PCB) and the electrical
interface is established either through direct wire-bonds [20], or separate connection of
each IC to the PCB. This type of integration does not require any special post fabrication
packaging processes, however, the number of I/O is limited and the as well as the data
rate due to the parasitics of the wire-bonds (0.5nH/mm). Using solder bumps, in 3D inte-
gration, the electrical IC is flip-chipped on the larger photonic IC [21]. This requires more
sophisticated integration procedures but greatly reduces parasitics to enable higher band-
widths per I/O. Integration using this approach was shown to reach Tbit/s/mm2 range in
[22]. 2.5D integration also provides high-bandwidth per pin, and also can be scaled to
host multiple photonic, optical sources, and electronics ICs. However, this comes at a
cost of greater packaging design complexity [23]. In addition to the hybrid options, a
new emerging monolithic approach has been recently demonstrated to fabricate optical




Figure 1.4: (a) Wire-bonded eight-channel WDM drop filter on a QFN package (b) PCB
fan-out board with a QFN socket (c) Wire-bonding of a micro-ring resonators based WDM
modulator chip directly on a high-speed PCB (d) Fiber array attachment on a SiP chip
rication, this is a promising solution that can eliminate the need for separate integration
of photonic and electrical ICs.
The SiP devices in the experimental setups presented in this dissertation are optically
and electrically packaged for reliable are repeatable measurements. Figure 1.4(a) shows
an example of the SiP 8 channel drop filter based on cascaded micro-ring resonator (MRR)
wire-bonded on a QFN package. The device is placed on a generic break-out PCB board
with a QFN socket that provides an interface with integrated heater elements to control
the spectral responses (Fig. 1.4(b)). When high-speed devices are used such as the WDM
transmitter in Fig. 1.4(c), the wire-bonds are connected directly to the PCB to reduce
the parasitics for >10Gbaud signals. Lastly, fiber arrays are vertically attached on the
integrated grating couplers within the angle specification to reduce optical loss. All the
devices in this dissertation were fabricated at the Institute of Microelectronics (IME) on
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an 8 inches in diameter silicon-on-insulator (SOI) wafer [25].
1.1 Scope of Dissertation
The work in this dissertation leverages the SiP platform to develop photonic subsys-
tems for multi-Tbit/s high-performance electrical nodes such as CPUs, GPUs, FPGAs,
and memories. Chapter 2, gives an overview of the bandwidth trends in recent processor
and memory nodes. We then discuss the bottlenecks associated with the offloading of
multi-Tbit/s and the required large number of I/O pins of these nodes. We then present a
new disaggregated and reconfigurable architecture enabled by optical interconnects. An
experimental demonstration shows that with a 4x4 SiP switch we can double the memory
capacity access, and the control over the switch is designed to reduce the reconfiguration
latency. At the end of the chapter, we propose a scaled SiP architecture that supports a
network of ten Hybrid-Memory Cubes (HMC) connected through a SiP switch to ten pro-
cessor nodes with a total aggregated bandwidth of 9.6Tbit/s. The end nodes’ transceivers
are based on dense WDM scheme with hundreds of MRRs for low energy consumption
[26], and the broadband switch is designed in a non-blocking topology consisting of al-
most a hundred 2x2 Mach-Zehnder elements. The complexity of controlling hundreds of
SiP elements in a single device is the focus of the rest of the thesis.
In chapter 3, we show two methods for controlling and monitoring the performance of
scalable SiP designs. Integrated heater and waveguide guide system is presented together
with compact models characterizing the steady state and the transient response. Based
on the frequency response characteristics, we analytically and experimentally show that
6
the spectral response can be adjusted with pulse-width modulation (PWM) signals. This
approach eliminates the need for conventional digital-to-analog converters and enables
to control hundreds of elements with a single FPGA. Then we utilize a specific type of
integrated heaters referred to as doped-heaters as optical in-line power monitors. This
dual functionality is possible due to the photo-conductance (PC) effect, which is further
discussed in the chapter. The effect allows replacing widely used tapping and the need
for additional photo-detectors for monitoring purposes.
In Chapter 4, we develop a power efficient control algorithm for cascaded MRRs with
a shared waveguide bus. This common design is used in dense WDM and low-power
architectures as desired in inter-chip networks. The algorithm abstracts the photonic
layer to a single user command that sets to resonance wavelengths to the desired WDM
channel. The developed algorithm is also capable to control the MRRs for multicasting
transmission. Lastly, we evaluate electrical energy consumption required to reconfigure
the SiP device for error-free 10Gbit/s optical data at all possible wavelength combinations
in unicast, multicast, and broadcast scenarios are achieved at a range of 0.02-1.55pJ/bit.
Building on the open-loop algorithm presented in chapter 4, in chapter 5 we present
closed-loop solutions for MRRs designs. We discuss the sensitivities associated with MRRs
that cause an undesired shift of the resonance, and then we propose and demonstrate so-
lutions focused on designs with many MRRs. The first closed-loop algorithm is imple-
mented on an FPGA with digital to analog (DAC) and analog-to-digital (ADC) converts
and monitoring photo-diodes. In the second demonstration, we present simple circuitry
for PWM/analog signal conversion and present a DAC-less and ADC-less digital closed-
loop operation. In the last demonstration, we show that the doped heater is utilized for
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both controlling and as a feedback signal by measure the PC current. These type of closed-
loops that aim to reduce the required resources and SiP design complexity due to tapping
are critical for MRR deployment in commercial products.
Chapter 6, deals with the required broadband SiP switch for the reconfigurable inter-
chip network. We present a novel calibration technique based on the PC effect in the
phase-shifters of the 2x2 MZI elements. We describe a tapless calibration procedure that
works with any MZI based switch topology. We then verify the calibrated biases for the
cross and bar states of six MZIs in a 4x4 design using our approach against the use of
external photo-detectors and show an agreement within 2.5% of the difference. Based on
the calibrated PC values, all possible routing configurations are measured for extinction
ratio, insertion loss, and signal integrity with incoming 25 Gbps 4-level pulse-amplitude-
modulation (PAM4). Chapter 7, presents the use of MZI elements for WDM transceivers
designs. We first compare the trade-offs between MZI and MRR for Tbit/s sub-systems.
The first MZI based demonstration focuses on a polarization insensitive WDM receiver.
With a thermal tuners, we set cascaded MZI design to receive four WDM channels with
6.5nm spacing. We evaluate the performance of the receiver with 40 Gbit/s signals for eye-
diagram opening and with 10 Gbit/s for BER performance to examine the polarization
diversity sensitivity. We show a polarization-dependent-loss of <1.2dB. In the second
section of the chapter, we utilize a highly linear traveling wave modulator for PAM-8
generation. The differentially driven 30Gbit/s MZI transmitter exhibits BER performance




Silicon Photonic Platform For Inter-Chip Connectivity
2.1 Introduction
Today’s data-centers (DC) and high-performance computing (HPC) systems are experi-
encing an unprecedented increase in network traffic due to popular applications such as
video processing and streaming services, cloud based computing [27], mobile data streams
[28], automotive, and data analytics. These data-centric compute applications also gov-
ern the trend in the DC network with the majority of the traffic allocated to machine-to-
machine communication [29]. To address the rack-to-rack connectivity, pluggable optical
transceivers supporting high-bandwidth standards such as the IEEE 803.3bs encapsulating
the 200 and 400 gigabit Ethernet (GbE) are ratified.
However, within the rack, these memory bound applications pose interconnect chal-
lenges especially between the compute and memory nodes [30]. They rely on machine
learning and neural network algorithms that require high-bandwidth at low-latency inter-
faces between compute and primary memory nodes. While CPUs’ and GPUs’ on-chip in-
terconnects have been able to scale to hundreds of Tb/s bisection bandwidths [31] thanks
to innovations on the CMOS metal interconnect level such as the transition to copper and
introduction of low-κ dielectrics [32], these performances are yet to scale in inter-chip
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links. The main challenges are attributed to the limited number of I/O allocated for in-
terfaces purposes, associated crosstalk between the lanes [33] and bandwidth limit due to
packaging parasitics [34].
2.2 Scaling Bandwidth In Electrical Inter-Chip I/O
Until recently the compute node’s performance kept increasing by a factor of 150% every
two years while traditional DRAM based memory nodes was increasing by a factor of
7% [35]. This gap is known as “memory wall” and theorized in 1994 by Wulf and McKee
[36] reaching 50% in difference by the 2000’s. Several key technological advances allowed
to close this gap by increasing bandwidth performances of DRAM nodes. Data rates in
the latest graphics double data rate (GDDR6) reach 16Gbit/s per pin. This capability is
attributed to the use of on-die terminations, multiphase and higher clock speeds [37].
The number of I/O in modern memory nodes are also scaled with the advances of new
packaging techniques. Through silicon vias (TSVs) enable to 3D-stack DRAM layers on
top of each other and parallelly interface to denser memory designs[38]. Figure 2.1(a)
shows recent processor and memory bandwidth trends. With the steady increase, the
latest NVidia’s Tesla 100 graphic processor unit (GPU) reaches 900GB/s. A list of the
modern high-performance memory nodes are shown in Fig. 2.1(b) with GDDR6, Hybrid
Memory Cube (HMC) and High-Bandwidth Memory (HBM) and following processors
interface slightly behind.
To offload these highly parallel Tbit/s aggregated data rates to- and from- memory
nodes below the 10 pJ/bit target [40] requires sophisticated packaging techniques. In
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Figure 2.1: (a) CPUs and GPUs theoretical peak memory access bandwidth, adopted from
[39] (b) High-performance memory architectures and the associated total bandwidth,
number of pins and capacity
the HBM case, with 1024 lanes, the integration is done through an interposer layer, also
known as a 2.5D integration. HMC and GDDR5, for example, connected through conven-
tional printed circuit board (PCB) - 2D integration. These memories have lower number
of lanes but at higher data rates per-lane, which introduces signal integrity challenges.
Beyond the packaging issues in future multi-Tbit/s memory to processors links, they are
still limited to a set memory capacity, short distance connectivity and, non-flexible, one-
to-one interfaces.
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2.3 Photonic Layer For Resource Allocation and
Disaggregation
DC and HPC systems deploy rack-scale network typologies such as the Dragonfly [41] and
the Fat-Tree [42] to address cost, scalability and performance. Furthermore, it has been
shown that low-radix SiP switches can be utilized to reconfigure the topology connectiv-
ity based on application and achieving 7x execution speedups [43]. To bridge between
the capabilities of the rack-scale to intra-rack architectures, new architectures are point-
ing for disaggregation and resource allocation of the server networks through a photonic
layer [44, 45]. Figure 2.2 illustrated the disaggregation concept where (a) shows a con-
ventional server blade consisting of a set number of compute nodes (CPU/GPU), memory,
storage and network ports. (b) shows a rack consisting of few tenths of a servers identical
servers. The disaggregated racks are shown in (c) where a cluster of servers contain a
pool of the same type of device. (d) shows virtual intra-rack compositions enabled with
optical interconnection and switches. We showed in [46] that machine learning appli-
cations such as the MobileNet characterized by a traffic matrix in a cluster of 8 GPUs.
For such applications that require higher compute, memory capacity or specific network
connectivity, the proposed optically disaggregated architecture can provide resources on













Figure 2.2: Illustration of dissagrregated concept: (a) today’s server blade consisting of a
set number of compute node (CPU/GPU) ,memory, storage and network ports (b) standard
rack consists of several few tenth of servers (c) Desegregated architecture (d) (adopted
from [47])
2.4 Optically Connected Memory
To demonstrate this optically reconfigurable architectures, we show that utilizing an op-
tical network we can reduce 128bit interface into a two transmit and receive fibers. Fur-
thermore, the use of a SiP broadband switch demonstrates programmable access to two
memory node, ultimately enabling to increase memory capacity. The goal of our optically-
connected memory (OCM) system demonstration is to minimize the latency overhead
due to the switching operation. In this system, an FPGA is used to emulate a processing
node that sends requests through an optical link to two other FPGAs that host the mem-
ory nodes. Figure 2.3(a) shows two switching scenarios: read request is established from
memory #1 (top) and memory #2 (bottom). A 4x4 Benes SiP switch with six Mach-Zehnder
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switching elements (SEs) [48] is used to connect bi-directionally (Tx/Rx) one CPU with
two memory nodes. Communication from the CPU to the memories is achieved by stat-
ically multicasting the optical signal to both nodes, as indicated by the blue path in Fig.
2.3(a). A memory unit address is sent alongside a read or write requests to select a specific
memory node. When not in use, a synchronization sequence is broadcast to keep both
memory receivers synchronized to the CPU’s transmitter. By not requiring the CPU-
to-memory path to be reconfigured, we ensure that no added latency is incurred in the
CPU-to-memory direction due to either MZI switching or receiver re-synchronization. In
the other direction, the optical path is dynamically reconfigured to ensure that a channel
exists for the selected memory node to transmit read-data back to the CPU. SiP reconfigu-
ration is immediately initiated upon the issuing of a read request from the CPU, allowing
some of the added latency to be masked by the transit time of the optical signal through
the SiP switch. Figure 2.3(a) shows both configurations with SE #3, #4 and #6 and kept in
the bar state and following the read a request from memory #1, SE #2 is set to bar state,
and for a request from memory #2 SE #2 is set to cross state by the processor node.
2.5 Experimental Demonstration and Evaluation
Figure 2.3(b) shows an overview of the OCM test-bed. Three StratixV FPGAs are used for
CPU and memory emulation. Parallel data is first sent from each FPGA to an instantiated
transceiver IP block. This data is then serialized and transferred over electrical QSFP+
cables to RF amplifiers that drive commercial Mach-Zehnder modulators to encode each









































Memory 1 – Stratix V FPGA
(b)(a)
Read from memory 1
Read from memory 2
Figure 2.3: (a) Configuration of the six SE states at read request from memory #1 (top) and
memory #2 bottom (b) Experimental setup of the optically connected memory enabled
with 4x4 SiP switch. The top image shows the topology of the MZI based switch and the
electrical interface through wire-bonding and a break-out PCB (adapted from [48])
nm ,λ2 = 1553.3 nm, and λ3 = 1548.7 nm. Optical circulators are used to input light from
opposite ends of the chip to minimize cross-talk between the signals sent from the CPU
and the signals sent from the memories. Polarization controllers are used to maximize
output power through the polarization-dependent MZI modulators and SiP switch. Nearly
17 dB of loss through the SiP chip’s grating couplers necessitated the use of erbium-doped
fiber amplifiers (EDFAs) before receiving the signals with a P-I-N photodiode. The data
is then routed to QSFP+ receivers where it is re-parallelized and made available to the
FPGAs. Using the automated calibration algorithm outlined in [48], each of the SEs’ P-I-N
biases was characterized for bar, cross, and multicast states.A digital-to-analog converter
from the CPU-FPGA is amplified and used to drive SE #2’s P-I-N diode for dynamic control
of the memory-to-CPU data path, as depicted in Fig. 2.3(a). Power supplies are used to
statically bias the other SEs. The 4x4 SiP switch is shown on top of Fig. 2.3(b). It is wire-
bonded on a QFN package and placed on a breakout board for access to the P-I-N elements
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Figure 2.4: (a) Received eye diagrams at each location of the end nodes (b) Switching time
characterization pf the P-I-N element in the SE. Blue curve indicates the control signal
from the DAC and red curve is the electro-optic response. (c) Timing diagram from the
CPU node with a request targeting memory #1
of each SE.
Each memory node consists of 16 Meg x 8 bits x 8 banks of DDR3 memory run-
ning at 400 MHz. The memory is controlled using Altera’s Quarter-Rate DDR3 Memory
Controller with UniPHY, allowing for memory transfers 64 bits. For convenience, the
transceiver’s parallel interface was configured to be 64 bits wide, requiring two packets
to transmit 64 bits of data, 1 bit for memory unit address, and 27 bits for the specific ad-
dress within the specified memory unit. Read requests were kept at 128 bits with 64 bits
of overhead to simplify the request generation and reception process. To interface with
the DDR3 controller, the data received by the memory-nodes is first transferred from the
low-speed parallel transceiver clock at 161 MHz to the quarter-rate DDR3 clock at 100
16
MHz. Separate finite state machines are used to ensure proper transfer of this data in
both directions.
The open eye-diagrams at 10Gbit/s of Fig. 2.4(a) shows that error-free communication
was established across all paths, with more noise present on the multicasted CPU-to-
memory signals due to shared power requiring higher post-chip gain. Using a built-in
logic-analyzer to monitor counters in the FPGAs, we measured latencies with a resolution
of ∼6.2 ns. Figure 2.4(c) outlines the timings when issuing a write or read request to one
of the memories. Direct use of the DDR3 using Altera’s memory controller produces
read and write latencies of 170 ns and 150 ns, respectively. In our system, both requests
experience only minimal increased latency due to cross-clock transfers, 50 ns for write
and 90 ns for read. The 260 ns listed in Fig. 2.4(c) represents the read latency when
reconfiguration is not required. An added delay of 5 µs was characterized to allow for
error-free reads when reconfiguration is required. Fig. 2.4(b) shows that it takes only a
fraction of this added delay, ∼0.6 µs, to switch optical power from one memory node to
another.
2.6 Silicon Photonic Architecture for Multi-Tb/s
Interconnects
The demonstrated dynamically reconfigurable silicon photonic OCM system is an impor-
tant step in realizing a fully disaggregated and transparent architecture. A deployed dis-
aggregated architecture, however, will utilize the latest compute and memory technolo-
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Memory Server Compute serverBroadband SiP Switch
Figure 2.5: Illustration of a memory server consists of ten HMC nodes interconnected
through a SiP switch to a server with ten CPU nodes. SiP transceivers are integrated on
each end node providing the optical I/O
gies nodes as the HMC. Figure 2.5 illustrates an HMC server interconnected to compute
server through SiP broadband switches. The large number of the electrical I/O interfaces
to/from the nodes are multiplexed through dense WDM SiP ring based elements to re-
duce the overall energy consumption [26]. Eventually, only two fibers are required for
each node for transmission (Tx) and receiver (Rx) purposes which greatly reduces system
design complexity. These fibers are shown as grey lines connecting the nodes and the
SiP switch. To support the WDM signals the switch is designed with broadband optical
element as well independent reconfiguration for Tx/Rx. The total aggregated bandwidth
of the 10x10 network shown in Fig. 2.5 is 30Gbit/s/pin x (16 Tx + 16 Rx lanes) x 4 HMC in-
terfaces x 20 nodes = 76.8Gbit/s (9.6TByte/s). The SiP layer that supports this architecture
is designed using the AIM PDK developed by Analog Photonics [10].





Figure 2.6: (a) WDM transceiver based on SiP micro-ring resonators for converting the
native HMC protocol to the optical domain (b) Design of a 10x10 polarization insensitive
broadband switch based on 2x2 Mach-Zehnder elements
optical source can be integrated through a hybrid integration [49], or as an external source
[50]. Using cascaded 1x2 broadband splitters, the WDM source is divided among the
four Tx channels of the HMC. On each channel, the data is modulated with MRR on
16 wavelengths and additional wavelength is dedicated for the clock transmission. This
allows to reduce latency due to synchronization time by providing an interface through
the native protocol of the HMC. The received optical data arrives at a random polarization
is first split between TE and TM modes, and then the TM mode is rotated to TE. Both ends
of the splitter are coupled to a bidirectional filter and photodetector. The data is coupled
from and to the transceiver using a fiber edge coupler.
The SiP switch architecture is shown in Fig. 2.6(b). It consist of eight separate 10x10
broadband switches capable uniformly reconfigure the WDM signals (shown on the left).
Four are dedicated for the path from the compute to the memory and the other four in the
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opposite direction. Each pair supports one of the four HMC interfaces. Similarly to the
transceiver, the SiP switch also includes elements to rotate the polarization and ensure an
operation in the TE mode.
These scalable designs lead to the motivation of the next chapters in the dissertation.
We develop control algorithm for the transceiver and the switch designs to enable a reli-




Controlling and Monitoring performance of large scale Silicon
Photonic devices
Abstract - In this chapter, we develop scalable solutions for controlling optical properties and
in-line power monitoring of silicon photonic devices. The first part of the chapter concerns
with model development of the thermo-optic effect of integrated heaters. Building on the
analytical models, we present a control scheme based on pulse-width modulation (PWM)
signals to demonstrate a DAC-less resonance control in MRR. A study in the required PWM
frequency is presented and experimentally measured to achieve a minimal ripples operation
in the optical domain.
The second part of the chapter is focused on doped heater elements, and their associated
photo-conductance (PC) effect. Measuring the change of the heater conductance enables to
utilize this heater design for both controlling and optical power monitoring purposes. We
show this mechanism when doped heaters are integrated into micro-ring and Mach-Zehnder
devices. The PC effect is experimentally characterized for the steady state and the transient
response and compact models for the PC current are developed.
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3.1 Introduction
The Silicon Photonic platform provides a wide range of elements to support a variety of
applications in high-speed optical communications. From coherent generation [51] and
switching [52] to direct detection [53] links with total aggregated bandwidths in the order
of Tbps. These designs consist of a tens to hundreds of integrated elements, and recent
studies showed that these links can achieve an overall energy consumption below 2pJ/bit
[54, 55] which is a highly desirable metric system performance. Achieving these highly
efficient performances in practice requires that each element in the system is operated
at its optimal conditions to overcome fabrication variations [56, 57] and compensated for
thermal sensitivity [58].
As in electronics, where transistors are biased to a specific operational point, a similar
principle holds with integrated photonic devices. For example, due to the narrow-band
nature of the MRRs, when used as receivers or transmitter, their resonance must be biased
to the desired WDM channel [59]. Mach-Zehnder based modulators are biased to the
linear point of the transfer function [60] and in cascaded configurations when used as
filters [61, 62] or switches [63] they are biased to the desired routing configuration.
The most common and loss-less technique for biasing SiP elements is by means of
precise control of the local temperature over a waveguide’s section. Integrated micro-
heating structures are fabricated using either metallic traces on top of the waveguide
[64] or by doping the waveguide [65]. When applying ohmic power in these heaters, the
optical behavior is changed due to the high the thermo-optic coefficient in Silicon material
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[8]. Effectively, by changing the index of refraction with thermal control, we manipulate
the phase of the optical carrier in the thermal region causing a change in the spectral
response of micro-ring resonator as we as Mach-Zehnder interferometers.
Designs based on external heaters must take into account the fact that heat diffusion
is not instantaneous – it takes time for the heat to propagate from the heater to the waveg-
uide. Moreover, the heat might reach the waveguide at different strengths and different
delays. The optical operation of the photonic device depends, therefore, on the frequen-
cies of the electrical excitation signal applied to the heater. Understanding this transient
thermal response is crucial to finely adjust and efficiently counter-balance the thermal
noise that impacts the response of silicon photonic devices.
The first goal of this chapter is to provide a comprehensive analysis and models for the
thermo-optic effects in the SiP platform. Then we study how thermal variations affecting
temperature-dependent devices can be adequately rectified with digitally driven signals.
In particular, we look at thermal tuning using pulse width modulation (PWM) signals
generated by relatively simple digital logic [66, 67, 68].
Our motivation for investigating PWM control is due to the fact that as the number
of active SiP devices increases and reach hundred to thousands of elements in integrated
photonic applications such as in the proposed inter-chip architecture. The use of tradi-
tional digital-to-analog converters (DACs) in heterogeneous integration can be problem-
atic to support such a high number of elements. As an alternative, a single FPGA with
a large number of I/Os can support such systems. Additionally, the use of PWM control
paradigm, the total power consumption of the driving circuitry can be further reduced
compared to constant voltage solutions [67].
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The second goal of this chapter is utilizing photo-conductance (PC) effect in silicon
photonic doped thermo-optic phase-shifter (waveguide-doped heaters) [69]. As the opti-
cal signal (continuous or modulated) propagates through this heater design, the interac-
tion between photons and impurities in the doped silicon generates free electrical carriers
[70]. As a result, the conductance of the heater is increasing proportionally with optical
power. We characterize the PC effect in MRR and MZI based designs and develop a com-
pact model for the photo-conductance current.
From a system perspective, this functionality is highly desirable since it enables uti-
lizing doped heaters as both controlling and in-line power monitoring elements. Further-
more, it can greatly reduce design complexity which does not require tapping the signal
for monitoring purposes, reduce the total footprint area, and the number of I/O in closed-
loop solutions [71].
3.2 Integrated Heater and Waveguide System
By applying an electrical control to the integrated heater element, we locally change the
temperature of a waveguide section. The temperature change affects the effective index
of refraction of the waveguide, and as a result, adjusting the phase of the propagating
optical signal. This is described by the following equation:
∆neff ≈ dneff/dT ×∆T. (3.1)
where the thermo-optic sensitivity of a silicon waveguide surrounded by a silica






Figure 3.1: (a) Structure of strip waveguide with a metallic heater situated at a distance
d above it. (b) V-I characteristic of the resistive heater. The nonlinear behavior is ob-
served. (c) Schematic of heat generation at the heater and its distribution in the cladding.
Dimensions are not necessarily to scale.
A schematic of the waveguide and a heater system is shown in Fig. 3.1(a). A strip
waveguide with a micro-heater situated at a distance d. By applying a voltage to the
heater, V (t), the corresponded current is, I(t), and the total dissipated ohmic power
causes the waveguide temperature to rise (∆TH ). To develop an expression for the tem-
perature rise ∆TH as a function of the applied voltage V (t), we need to consider a non-
linear I-V response due to the self heating of heater itself compared to the linear resistive
case (P (t) = V (t)× I(t)).
Due to self-heating, when ohmic power is applied on the heater element, the resistivity
is given by R = Rlinear(1 + αH∆TH ), where αH is the temperature coefficient (αH ∼
3 × 10−3 − 8 × 10−3 K−1 for most metals). The increased resistivity leads in turn to a
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decreased source current and lower total dissipated ohmic power. We assume that the
self-heating of heater is instantaneous, i.e. the resistivity of the heater instantaneously
changes with a change in the applied voltage. The temperature of heater then follows the










where Kv represents the thermal non-linearity of the ohmic resistance. The result of such










Note that if αH → 0 then Kv → 0, and Eq. (3.2) and (3.3) reduce to the simple forms
for a linear resistance. Fig. 3.1(b) shows an example of experimentally measured V-I data
points (blue circles) along with an expected linear V-I curve (dashed red line). By fitting
Eq. (3.2) to the measured data points, we find out that with parameters Rlinear = 161 Ω and
Kv = 0.6 V−2. Fig. 3.1(c) illustrates the steady-state scenario where heat distribution after
bias voltage is applied.
The frequency response of the heater is experimentally characterized using an MRR
device designed by Analog Photonics [72] as part of the AIM Photonics [73] process de-
sign kit (PDK). The resistive heater is formed by a doped region placed away from the
waveguide to avoid optical loss. The measured resonance of the MRR is λ = 1540.2 nm. A
schematic of this structure is shown in Fig. 3.2(a). The DC measured V-I characteristic of
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the integrated heater is shown in Fig. 3.2(b) (red circles) along with the linear fit shown
with dotted line. The linear resistance is estimated to be Rlinear = 850 Ω and Kv is set to 0.2
so that Eq. (3.1) matches the measurements as shown in Fig. 3.2(b) with the solid curve.
Next, we examined the stationary thermo-optic response of the microring by tuning the
laser wavelength to the resonance while sweeping the heater voltage from 0V to 2V and
measuring the shift of resonance. The results are plotted in Fig. 3.2(c) as a function of
heater power (in mW units) and in Fig. 3.2(d) as a function of heater voltage. A linear
curve has been fitted to the data indicating a thermo-optic efficiency of 1 nm/mW.
3.3 Thermal Frequency Response
In order to characterize the frequency response, we applied a small-signal sinusoidal volt-
age with enough DC bias such that it always stays positive, and measured the peak-to-
peak amplitude of the optical output after being converted to an electrical voltage by an
external photodiode. Due to the presence of a DC component in the heater voltage, the
output optical power is linearly proportional to the temperature of the waveguide in the
small-signal approximation. The frequency of the applied voltage was swept from 5 kHz
to about 150 kHz and both the amplitude and phase delay of the output were measured.
Fig. 3.2(e) shows the normalized measured amplitudes (red circles) in dB units and Fig.
3.2(f) shows the measured phase delays in radian units. The measured 3dB thermal band-
width is estimated to be 50 kHz. Figure 3.2(g) shows an example of the measured heater
voltage and the output voltage at 60 kHz, and the time delay between the peaks of the
































































































Figure 3.2: (a) Schematic of the “all-pass” microring configuration. (b) Measured (red
circles) and Modeled DC characteristic of the heater. Extracted parameters areRlinear = 850
Ω andKv = 0.2 V−2. (c) Stationary thermo-optic response of the microring as a function of
heater voltage. A linear fit indicates a thermo-optic efficiency of 1 nm/mW. (d) Stationary
thermo-optic response as a function of heater voltage. (e) Normalized amplitude thermal
frequency response. The model fits the measurements by setting f0 = 30 kHz and ν =
2.223. The 3dB thermal bandwidth is 50 kHz. (f) Phase delay of the thermal frequency
response. (g) Measured heater voltage and output optical power (after photodiode) at 60






















































Figure 3.3: (a) Example of ripples on the waveguide thermal response to the PWM exci-
tation of the heater. (b) Comparison of measured (squares) normalized ripple amplitudes
for 150 kHz small signal PWM drive of heater as a function of duty cycle. Solid curve
shows the ripple amplitude based on the first harmonic of the thermo-optic response.
A good agreement is observed. (c) Averaged results (squares) of normalized ripple am-
plitude for 150 kHz, 250 kHz, 350 kHz, and 1 MHz PWM drive of the heater. The solid
curve represents the expected behavior based on the first harmonic of the thermo-optic
response.
3.4 Thermal Control with Pulse-Width Modulation
Next, we performed a time-domain small-signal measurement (Vpp = 100 mV) of the
thermo-optic ripples due to the PWM drive of the heater. The definition of the peak-
to-peak ripple amplitude is shown in Fig. 3.3(a). As the frequency of the PWM drive
increases, the ripples of the optical output get closer to a sinusoidal behavior. We applied
a 150 kHz PWM signal to the heater and measured the amplitudes of the optical ripples for
20%, 40%, 50%, 60%, and 80% duty cycles. The measured ripple amplitudes are normalized
to their maximum value and plotted in Fig. 3.3(b) as a function of the duty cycle. Since the
input laser is tuned to the resonance, the quadratic behavior of thermo-optic response is
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in effect due to the Lorentzian spectral response. If we assume that the ripples are mainly
due to the first harmonic of the thermal response considering the small-signal voltage
applied to the heater, the normalized behavior of optical ripple amplitude as a function of
duty cycle is given by 1.73×D sin(piD) based on the analysis that was presented in the
previous sections. The maximum amplitude of the ripples is predicted to happen at 65%
duty cycle. This curve is plotted in Fig. 3.3(b) which has a good agreement with the mea-
sured data. Note that the asymmetric behavior around 50% is due to the quadratic optical
response of the microring. If the laser was set to the linear region of the Lorentzian curve,
the ripple amplitude would have behaved symmetrically around 50% duty cycle. We also
performed the measurements for 250 kHz, 350 kHz, and 1 MHz frequencies. The average
results of the four cases are plotted in Fig. 3.3(c) along with the expected asymmetric
curve.
Next, we examined the PWM response of this structure. In order to experimentally
determine the minimum PWM drive frequency, we injected a broadband laser source in
the input port and monitored the spectral response of the drop port as the PWM frequency
increased (see Fig. 3.4(a)). As an example, a PWM signal with 2V peak-to-peak and 50%
duty cycle was applied. We tracked the resonance shift for upper and lower thermal ripple
amplitudes by increasing the PWM frequency. The two branches are plotted in Fig. 3.4(b).
When the frequency of the PWM drive is low, the upper and lower ripples are close to
0V and 2V; hence the shift of the resonance is close to its DC response. This is shown
in Fig. 3.4(c) by markers “A” and “B”. As the frequency of the PWM increases, the two
branches get closer and closer to each other in the wavelength domain. This corresponds
















































































Figure 3.4: (a) Experimental setup for PWM excitation of integrated microheater. The
SiP chip is mounted on top of a testing socket that is soldered on a printed circuit board.
A broadband source is injected and the response is monitored with a spectrum analyzer
through grating couplers. PWM control signal to the heater is applied through SMA con-
nectors on the board [74]. (b) Experimental measurement of the steady-state resonance
wavelength of the add-drop ring resonator for upper and lower PWM ripple levels with
2V peak-to-peak and 50% duty cycle. The increase of the PWM frequency will bring the
two branches closer together until they collide at about 4 MHz. This indicates an exper-
imental way to determine the minimum PWM frequency for a stable thermal response.
(c) Large ripple levels due to the low frequency of PWM drive. (d) Small ripples due to
the high frequency of PWM drive.
and “D”. Finally, at about 4 MHz of the drive frequency, the two branches collide and a
completely rectified thermo-optic response is achieved. To validate this result, we notice
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that a 2V DC voltage will cause a temperature change of 60 K according to our models
and therefore a 50% duty cycle will result in a temperature rise of 30 K for the waveguide
after full rectification. This is equivalent to 8.7 mW heater power yielding 2.3 nm shift of
resonance after full rectification which is close to the measured 1.8 nm shift. Note that at
4 MHz, the predicted amplitude of the first harmonic of the temperature of a waveguide
is about 3.6 K, which is equivalent to 0.28 nm of resonance shift. This is within the 0.5 dB
optical bandwidth of resonance and may not be fully visible in our measurement approach
due to the large optical bandwidth of the test device (∆λ3dB = 0.7 nm) [74].
3.5 Photo-Conductance Effect For In-Line Optical Power
Monitoring
A structure of a doped waveguide heater is shown in Fig. 3.5. This type of heater con-
structed by doping the contact regions heavily, and the waveguide itself is lightly doped
with the identical impurities (holes/electrons) [75]. Thermal control is achieved by flow-
ing current perpendicularly to the optical signal flow. The electrical ohmic power is then
converted to thermal local heat. Comparing to metallic based heaters, the doped heaters
generate localized heat resulting in higher thermo-optic efficiency [65] and lower thermal
cross-talk [76]. Furthermore, the interaction between the propagating photons and the
doped impurities in the waveguide generate free-electronics. We experimentally char-
acterize and develop compact models for the photo-conductance effect in a 2x2 Mach-
Zehnder switch element and a micro-ring resonator. Monitoring the change of the excess
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Figure 3.5: Cross-section of a n++–n–n++ doped waveguide heater (adopted from [75])
photo-conductance current enables to use the doped heaters as a in-line optical power
sensor.
Photo-conductance in Mach-Zehnder Interferometer Devices
Figure 3.6(a) shows a schematic of the 2×2 MZI element in our switch equipped with
two doped heaters that are used as thermo-optic phase shifters. Each waveguide arm of
the MZI is directly doped in a n++–n–n++ configuration [77]. To measure the photo-
conductance effect, a variable optical power at 1550nm is injected into one of the ports of
the MZI element, and a voltage sweep across the heater is performed while recording the
heater current. The I-V curve of this doped heater in the absence of optical power follows







1 +Kv V (t)2
(3.4)
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Figure 3.6: (a) Schematic of a 2×2 MZI element with doped-waveguide heater (inset shows
the cross-section of the waveguide). An external optical source along with voltage and
current meters are used to measure the PC effect. (b) Measured I-V curves of the heater
at different input optical power. (c) Calculated (solid) and measured (markers) photo-
conductance current , ∆I , at different optical powers and bias voltages.
where R0 is the linear resistivity at low voltage (or more precisely at low ohmic power)
and Kv is the thermal nonlinearity coefficient. The second factor in Eq. (3.4) describes the
deviation from the linear Ohm’s law. The dashed curve in Fig. 3.6(b) shows the measured
I-V response of one of the MZI heating elements in the absence of injected optical power.
The parameters of the heater are extracted as R0 = 25.824 Ω and Kv = 0.404 V−2. The
solid curves in Fig. 3.6(b) correspond to the measured I-V curves of the heater in the
presence of optical power inside the waveguide. As it is seen, in the presence of light
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the I-V curve of the heater moves up slightly showing less resistivity and higher current
(photo-conductance effect).
To explain this, we note that the linear and/or nonlinear absorption of light inside the
doped waveguide will generate extra electrons and holes that contribute a change to the
ohmic conductivity as
σ = σ0 +∆σ = σ0 (1 +Kp1Pwg +Kp2P
2
wg) (3.5)
where Kp1 (in units of mW−1) is associated with the linear process and Kp2 (in units of
mW−2) is associated with the two-photon absorption[79], σ0 is the original conductivity,
and Pwg is the optical power inside the waveguide (in units of mW). A change in the con-





, K ′v ≈ Kv (1 + δ)2 ≈ Kv (1 + 2δ). (3.6)
where δ = Kp1Pwg + Kp2P 2wg is the relative change in the ohmic conductivity of the
heater (see Appendix I in [78]). This is observed in Fig. 1(b) with the slight increase in
the I-V curve of the heater for increased input optical power. In table 3.1, R′0, and K ′v are
extracted for all the five cases in Fig. 3.6(b) using a nonlinear least squares fitting. The











As expected, increasing the input optical power will lead to an increase in Kv (9.4%) and
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δ, while R0 shows a decreasing trend (4.3%). The value of R0 ×Kv also exhibits a steady
increase of 4.6% which is close to the decrease rate in R0 and is in good agreement with
Eq. (3.6).
By substituting the parameters of Eq. (3.6) in the I-V equation Eq. (3.4) the following













1 +Kv V 2
 . (3.8)
Note that even if Kv → 0, the photo-conductance current can exist, however, the ∆I−V
curve will be linear. The deviation from a linear characteristic is mainly due to the Kv
factors that represent the thermal self-heating of the waveguide. Figure 3.6(c) plots the
theoretically calculated and experimentally measured photo-conductance current, ∆I ,
indicating a good agreement. A clear dependence on the optical power at any bias voltage
(higher optical power results in higher current) is observed, which can be used as a means
to monitor the optical power inside each arm of the MZI by sensing the amount of the
extra current.
Table 3.1: Extracted heater parameters in the absence and presence of optical power inside
the waveguide.
Plaser (dBm) −∞ -3 -1 1 3 Trend
R0 (Ω) 25.824 25.2513 25.1244 24.9837 24.7188 4.3% decrease
Kv (V−2) 0.404 0.4264 0.4294 0.4321 0.4418 9.4% increase
R0 ×Kv 10.4329 10.7672 10.7884 10.7955 10.92 4.6% increase
δ 0 0.025 0.03 0.034 0.045 increase
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Response time of the photoconductance effect
The transient response time of the PC effect is essential for the calibration procedure and
hardware development since it determines the necessary wait time for the effect to reach
the steady state.
As illustrated in Fig. 3.7(a), a continuous square optical signal is injected into one of
the MZI element ports while a steady bias voltage is applied through an external serial
resistor. As shown here, the rise and fall times of the input optical signal is measured to
be 3.8 nsec. A scope is connected in parallel to the doped heater of the MZI to measure
the voltage drop as a function of time. Due to the PC effect, as the optical power increases
the resistivity value of the doped heater decreases and the voltage also decreases. Figure
3.7(b) shows a normalized measured transient response (readout voltage across the heater)
for both the rising and falling edges of the optical signal. The blue curve (falling edge of
voltage) corresponds to the low-to-high optical step function (rising edge of the optical




















































Figure 3.7: (a) Schematic of the photo-conductance transient measurement. (b) Transient
response of an optical step function signal. The blue curve corresponds to the rising edge
of optical power and the red corresponds to the falling edge of optical power.
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(rising edge of voltage) corresponds to the high-to-low optical step function (falling edge
of the optical power) with a fall time response τfall (90% to 10% change) of 1.5 µsec.
Clearly, these rise and fall times are much larger than the rise and fall times of the input
optical pulses. These results correspond to a frequency bandwidth of ∼ 100 KHz which
has also been reported in[80].
Photo-conductance in Micro-Ring Resonators
In Fig. 3.6(b) we show that the PC effect is noticeable at every point of the I-V sweeping in
the MZI case. However, due to the wavelength selectivity of the MRR, this effect occurs
when the resonance is matching the optical wavelength. To measure the PC effect we
used an MRR with a drop port equipped with a n++–n–n++ doped heater configuration
shown in Fig. 3.8(a). The bottom image represents the initial spectral response (solid
purple line) with resonance at 1543.32nm and FSR of 13nm, and the input laser source is
set at 1550.12nm (vertical blue arrow). A bias voltage of 2.8V across the doped heater is
applied to tune by 6.8nm for matching the resonance and the source wavelength (dashed
purple line). The I-V curve of the MRR shown in Fig. 3.8(b) follows the model IH =
VH/R0 × 2/(1 +
√
1 +KvV 2H) where R0 is the linear resistivity and Kv is related to
the self-heating of the resistor [81]. The measured I-V curve of one of the MRRs in our
experiment is shown in Fig. 1b which fits to this model for R0 = 170 Ω and Kv = 0.6 V −2.
As the heat generated by the ohmic heater aligns the resonance with the wavelength of
the laser, the optical power inside the MRR is boosted.














































Figure 3.8: (a) Top: micro-ring resonator with an integrated n-type doped heater Bottom:
illustrations of spectral responses with solid curve represents the 0V bias and dashed when
2.8V is applied (b) Measured I-V of the heater with increased optical power (c) Extracted
change of current due to the photo-conductance effect around 2.8V (adopted from [82])
contribute a change in the ohmic conductance. This happens when the voltage bias shifts
the resonance to the optical source wavelength and denoted in Fig. 3.8(b) as the photo-
conductance point. The observed effect is shown as a slight overshoot in the current when
the laser is ON and the voltage of the heater is near 2.8V. Figure 3.8(c) shows experimental
results of the PC effect, where increased optical power coupled to the MRR causes the
resistance of the integrated doped-heater to reduce, hence increasing the change in the
bias current. The change in the current due to the PC effect is obtained by subtracting the
I-V results from the no optical power to increased optical power scenarios.
To take the PC effect into account, the I-V curve model should be modified with new
parameters R′0 = R0/(1 +KpP ) and K ′v = Kv(1 +KpP ) where P is the optical power
inside the ring, and Kp describes the generation of electrons and holes. The shift in the
resonance with increased optical power as shown in Fig. 3.8(c) indicating the existence
of a bi-stability cycle with an artificial meta-state [83].
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Chapter 4
Cascaded Ring Resonators Architecture for Reconfigurable
WDM Applications
Abstract - In this chapter we introduce a widely used architecture of cascaded micro-ring
resonators that share a common waveguide. The cascaded micro-ring design is also utilized
in our dense WDM inter-chip transceiver. Based on the photonic design, we develop a power-
aware algorithm on an FPGA platform that controls the spectral responses of the micro-rings
to enable optical unicast, multicast and broadcast ofWDM signals. The system demonstration
consists of an optically and electrically packaged SiP chip with an array of eight micro-rings
and a fast tunable C-band laser delivering programmable wavelength and spatial switching
capabilities.
We characterize the thermo-optic response of microring resonators and extract key pa-
rameters necessary for the development of the control-plane. The performance of the proposed
architecture is tested with 10 Gb/s data rate and error-free operation is verified for various
switching scenarios. Based on the tuning efficiency, electrical power and energy consumption
is determined to reconfigure the SiP chip in the ITU grid for all possible wavelength operations
and output ports combinations and show that unicast, multicast of two, three, four, five, six,
seven, and broadcast functions are achieved with energy overheads of 0.02, 0.07, 0.18, 0.49,
0.76, 1.01, 1.3, and 1.55 pJ/bit, respectively.
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Utilizing the system, we further expand the control algorithm to demonstrate a pro-
grammable optical power distribution functionality. The abstraction of the physical layer
allows to achieve precise power profiles from the drop ports of the MRRs.
4.1 Introduction
Today’s DCs are experiencing an unprecedented increase in network traffic due in par-
ticular to the popularity of video streaming services and cloud-based computing [27].
Server and network virtualization further exacerbate the trend [84]. This creates bottle-
necks in data movement between DC racks and processing workloads inside the rack. To
address this high demand, new network architectures are proposed to provide bandwidth
and resource allocation [43] for intra [85] and inter [86, 87] racks through reconfigurable
optical interconnects. These architectures, including Proteus [88] and MORDIA [89, 90],
achieve flexible networking through optical spatial switching [91] or optical wavelength
switching [92], and augmented with optical multicasting [93, 94].
In spatial switching, data carried on an optical carrier is deflected to any of the output
ports in a configurable way. The term spatial is used to underline the fact that only the
spatial routing of the light is modified. In wavelength routing, in contrast, received opti-
cal signals can be further decomposed in wavelengths, and the propagation direction of
each of these wavelengths can be separately configured. Finally, in optical multicasting,
incoming optical signals can simultaneously be forwarded to more than one output ports
simultaneously [95].
Most of the deployed optical switches, however, rely on discrete optical elements such
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as micro-electro-mechanical systems (MEMS) actuated micro-mirrors arrays or Liquid
crystal on silicon (LCOS) matrices [96, 97, 98]. The individual cost of these elements, and
sometimes their bulkiness and mechanical susceptibility, is a severe hindrance to a high
utilization in large scale interconnects. To be widely deployed in data centers as in other
systems involving large data exchanges, compact, power-efficient, and above all, scal-
able switches are required. Silicon photonics (SiP) has emerged over the last decade as a
platform for development of photonic integrated circuits (PICs) [99, 100]. Thanks to the
utilization of already available advanced silicon-based CMOS electronics foundries to fab-
ricate and package PICs [101, 102, 103], SiP inevitably enables significant cost reductions
at scale while chip-level integration guarantees compactness. Numerous SiP integrated
components have been implemented ranging from passive wavelength splitters and filters
to active modulators and switch [104, 105, 106]. To orchestrate these many individual SiP
devices within a full network, however, a unified control plane is required [107, 108] to
set the proper command signals.
In 2011, Xu et al. [109] demonstrated a SiP-based hybrid optical wavelength selec-
tive switch (WSS) platform that can potentially be utilized in data centers. The demon-
strated WSS was a 1×2 switch based on SiP microring resonators and showed error-free
performance for both OOK and DPSK optical modulation. However, a comprehensive
control plane architecture to control silicon photonics and external components were not
demonstrated in this work. In 2014, Calhoun et al. [110] discussed the importance of
the capability of silicon photonic switches in terms of dynamic reconfigurability. They
used 2×2 broadband SiP Mach-Zehnder switch and a 1×2 WDM demultiplexer based on
microring resonators. Quite interestingly, this work focused on a unified control plane
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to orchestrate the photonic devices side-by-side. However, the demonstrated system still
lacked to portray a picture of how the control plane would evolve if the system scales up
and did not support the routing of complex patterns such as multicast.
In this chapter, we describe a system based on a common array of cascaded microring
resonator (MRR) in the form of a packaged SiP chip, connected to an external Y-branch fast
tunable laser [111]. The control over the SiP chip and the laser is developed on an FPGA
platform and abstracted into a single programmable command. The control algorithm is
optimized to achieve minimum energy consumption due to thermal control [112] of the
SiP chip for all possible wavelength and spatial switching scenarios. To the best of our
knowledge, it is the first time that a control plane capable of performing optical multicast
in SiP platform utilizing a single wavelength source is demonstrated. In the experimental
demonstration, we examine the transmission quality of incoming 10Gb/s OOK signals in
terms of eye-diagram and BER from unicast to broadcast of eight at various operational
wavelengths.
In the last section of the chapter, we further expand the control algorithm to demon-
strate a programmable optical power distribution using the same system architecture.
First, the motivation for such functionality is presented and the experimental results of
precise power profiles are shown within several percent error margin from the input of
the program.
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Figure 4.1: Block diagram of the system including a tunable laser, SiP device, and two
control FPGAs. The data modulates the laser’s output and is transmitted through the
SiP device. The central control computer can reconfigure the tunable laser and the SiP
device to switch the data to any number of the eight ports (a), wavelength routing (b),
and multicasting (c).
4.2 System architecture and functionality
Figure 4.1 shows a block diagram of the proposed system architecture. The main compo-
nents are a fast tunable laser (TL), a SiP chip, two field programmable gate arrays (FPGAs)
and a computer that provides an interface to the user. Depending on the desired configu-
ration, the computer sends operation messages to the two FPGAs via a serial data transfer
interface. One FPGA translates the messages into command signals for the TL to adjust its
output optical power and the wavelength of operation over the C-band. The other FPGA
controls the spectral responses of an array of eight cascaded MRRs. As shown in Fig. 4.1,
an external modulator is used to encode data onto the laser output. Through software
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abstraction of the physical layer, the system is capable routing incoming optical data to
any of the eight output ports, as well as splitting the incoming data (multicasting) to a
number of output ports by precise and predetermined control voltages on each MRR.
The time-slot diagram in Fig. 4.1 illustrates three possible operations of the system. In
this example, the different colors of the Data in the figure correspond to different wave-
lengths of the TL. During slot, ∆t0 the data stream is routed to output R1. In between ∆t0
and ∆t1 slots the data stream is switched to output R4 (Fig. 4.1(a)) without changing the
operating wavelength (red color). In the second case, shown in Fig. 4.1 (b), wavelength
routing is performed. During time slot ∆t2 the data is transmitted to output R2 on a car-
rying wavelength λ1 (green color) while in slot ∆t3 the output port stays the same but
the wavelength changes to λ2 (blue color). Finally, a multicast (one to many) operations
is shown in Fig. 4.1(c). During slot ∆t4, an incoming data stream modulated on a user’s
chosen wavelength (purple color) is split among four output ports: R2, R4, R7, and R8. In
the following time slot ∆t5, the recipients of the multicast operation are modified to R1,
R3, R5, and R6. The transition time between the time slots is determined by the reconfig-
uration time of either the TL (∼ 10 ns [111]) or the SiP device (∼ 20 µs) from the moment
the FPGAs apply the command signals.
The operation of the system is not limited to the particular sequential illustration pre-
sented in Fig. 4.1. Because the TL can operate at 40 distinct wavelength channels in the
C-band ITU grid, and the SiP device can perform unicast (one to one), multicast (one to
many), and broadcast (one to all) operations, numerous deterministic combinations are













Figure 4.2: (a) Measured thermo-optic response of the heater-ring system of the eight
rings. Inset illustrates a schematic of the SiP device where each MRR has its own individ-
ual resistive heating element. (b) Averaged shift of resonance as a function of dissipated
power in eight rings. Bottom inset illustrates a red shift and the top inset shows the
measured 3dB bandwidth of each drop port.
4.3 Automated Control Plane For Multicast
Transmissions
To obtain reliable reconfigurability of the packaged SiP device, a characterization of the
dynamic behavior of each MRR must be performed. The MRRs are designed with varying
radii around 7µm enabling different wavelengths of operation when no bias is applied.
The inset of Fig. 4.2(a) shows a schematic of the SiP chip where each MRR has an electrical
interface to a resistive heating element fabricated on top [64]. Due to the high thermo-
optic coefficient of silicon [8], an increase in the supplied voltage to the heater increases
the local temperature of the ring and causes a change in the effective index of the opti-
cal mode allowing the resonance of the rings to shift to higher wavelengths (red shift).
To achieve accurate and error-free switching operations, the thermo-optic response (shift
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of resonance vs. applied voltage) of each individual ring is measured and stored in the
control plane. To that end, the optical signal is coupled to and from the chip through an
aligned and glued fiber-array directly on top of the embedded grating coupler structures.
Fig. 4.2(a) shows normalized responses as a function of increased bias voltage. Second or-
der polynomial functions have been fitted to the measured results allowing a continuous
and accurate relationship between the supplied bias voltage and the frequency response.
These functions together with MRRs’ Lorentzian resonant response [26] (e.g. 3 dB band-
width of 87 GHz shown in the inset Fig. 4.2(b)) and zero bias resonances are used in the
control algorithm to perform any type of switching operation.
In addition, the electrical power dissipated by the heaters as a function of the reso-
nance shift is shown in Fig. 4.2(b). A slope of 0.266 nm/mW defines the tuning efficiency.
We utilize this parameter to estimate the range of the required power overhead (minimum
and maximum) to perform all possible switching cases (unicast, multicast, and broadcast).
Unicast, multicast, and broadcast functionalities
In order to achieve different data routing operations, the TL, via its control FPGA, is set
to the desired transmission wavelength, while the SiP chip’s control FPGA is instructed
to supply bias voltages necessary to shuffle spectral responses based on the chosen data
routing operation. Figure 4.3(a) illustrates the responses of the MRRs in our chip when
no bias voltage is applied. By design, the responses of the rings are separated by 1.27 nm
(∼ 160 GHz) with an FSR of 13 nm and 3 dB bandwidth of 0.7 nm.
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Figure 4.3: (a) Illustration of the spectral response of the chip with zero bias. (b) Illus-
tration of the spectral response of the chip in unicast operation. (c) Demonstration of
a detuning procedure where 10Gbps data is modulated on wavelength 1543.09 and both
MRR 2 and 8 are tuned to the same resonances. (d) Illustration of the spectral response of
the chip in multicast operation.
noted by a red vertical arrow is routed to output port 8 (dashed black curve). To obtain
this mode of operation, i) the resonance of ring R2 must be detuned to prevent dropping
at port 2 because R2 has the precedence over R8 in the MRR array, and ii) the resonance
of ring R8 must be tuned to the red wavelength. The amount of detuning required for
ring R2 to achieve error-free operation is obtained experimentally and demonstrated in
Fig. 4.3(c). As the bias voltage over R2 is increased gradually, its resonance is shifted to
allow the signal to propagate to R8. The bit-error-rate (BER) and the eye-diagrams are
captured at the output port of R8 to verify the amount of detuning necessary in order to
reach the error-free transmission (BER = 10−12) with negligible crosstalk effects [113]. At
a bias of 0.85 V, the signal is fully routed to the output port 8. We estimated that this
amount of detuning is about 1.08 nm which corresponds to a channel suppression of 10
dB between the desired output port (R8) and the detuned MRR (R2). This amount of de-
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tuning is chosen for power efficiency; any further detuning will cost more energy-per-bit
while introducing negligible improvement on the BER of the routed 10 Gbps OOK signal.
Figure 4.3(d) illustrates a one-to-seven multicasting operation. This operation is pos-
sible by aligning the Lorentzian response of each MRR so that the power of the optical
signal is divided equally among the desired output ports; i.e. tuning the rings to the ap-
propriate resonances, starting from the last MRR participating in the multicast operation.
The last MRR, R8 in this example, is tuned so that its resonance aligns exactly with the
TL wavelength, allowing maximal transmission over its drop path. R7 is then tuned to its
3dB bandwidth point, allowing a drop of 50% of the optical power. Continuing with this
approach R6, R5, R4, R3, and R2 are tuned to the following drop power ratios: 33.33%, 25%,
20%, 16.67% and 14.28%, respectively, i.e. following a harmonic series (1, 1/2, 1/3, 1/4 . . .).
When the process is complete, each of these seven rings will equally drop 14.28% of input
optical power coupled into the SiP chip. Realizing multicast exhibits the fine-tuning levels
our system is capable of and demonstrates the potential of SiP for the error-free multicast
operation of one stream of data over a single wavelength.
Software implementation
Once the SiP device is fully characterized by the zero bias spectral responses and thermal
efficiency, the collected measurements data can be exploited by an algorithm to find the
ideal device settings corresponding to a specific configuration.
The flowchart in Fig. 4.4(a) describes our algorithm to configure the SiP chip for all
possible switching cases. We implemented the algorithm in a host computer in Python
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and post calculation commands are sent to the two FPGAs that control the TL and the SiP
device, respectively.
The algorithm takes two arguments. The first is channel number, which determines
the wavelength of operation for TL, and the second argument is a binary array indicating
where to route the signal. For example, set_switch(ch1,[0,1,0,0,0,0,0,0]) will route the input
data on wavelength λ1 to output port R2 and set_switch(ch2,[0,1,0,1,1,1,1,1]) will perform






Figure 4.4: (a) The flowchart of the control algorithm to achieve optimal tuning. (b) If the
laser wavelength is located outside the two possible tuning points (A and B), point A is
selected. (c) If the laser falls between the A and B tuning points, point A is not accessible.
Therefore, point B is targeted as it requires less tuning power than point C or D.
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The resonance of the MRR corresponding to the last selected port is always tuned exactly
to the selected channel in order to provide a 100% drop of power. The resonance of the
next selected port will be set to achieve a 50% drop and so forth. For the unselected ports,
our software executes an adaptive detune operation in which it determines if the MRR
needs to be shifted from the 10 dB region or can be left untouched. After the main loop is
completed, the amount of the required wavelength shifts for the MRR array are converted
to corresponding bias voltages and sent to the control FPGA of the SiP device.
Due to the symmetrical spectra of the MRRs, it is possible to drop the required amount
of optical power from either side of the Lorentzian response. To optimize the tuning
power consumption of the MRR array the software automatically selects the closest tuning
option. Fig. 4.4(b) shows the case where the laser (red arrow) is outside of the two possible
tuning points (markers A and B). After the execution of the algorithm, the nearest point
(A) is aligned with the laser. Figure 4.4(c) depicts the case where the laser wavelength
falls in between the two possible operation points (markers A and B). In this example,
the MRR will be shifted to the left, to align with point B. Note that in this case, the point
on the right side of the laser (marker A) is not accessible due to the red-shift nature of
thermal tuning. Using the two sides of the Lorentzian response, in this particular case,
avoids reaching point C, which requires a large heater power.
4.4 Experimental Demonstration and Evaluation
The schematic of the experimental setup is shown in Fig. 4.5. A tunable Y-branch laser






Figure 4.5: (a) An image of a fast, C-band tunable laser. (b) Schematic of the experimen-
tal setup. Pulse Pattern Generator (PPG), Erbium Doped Fiber Amplifier (EDFA), Mach
Zehnder Modulator (MZM), Bit Error Rate Detector (BERT), Avalanche Photodiode (APD),
Trans-Impedance Amplifier (TIA), Variable Optical Attenuator (VOA), Polarization Con-
troller (PC), Optical Spectrum Analyzer (OSA), Optical Bandpass Filter (OBPF). (c) Pack-
aged SiP device with its control plane: (1) four dual DAC cards on an FPGA development
board, (2) electrical Gain stage (3) breakout PCB (4) packaged and wire-bonded SiP (5) An
array of ten fibers glued on the SiP chip.
cies across the ITU 100 GHz C-band grid. The packaged SiP device along with its control
plane is shown in Fig. 4.5(b). The control plane is based on a Stratix III EP3SL150 FPGA
(separate from the laser) capable of hosting and controlling eight parallel digital-to-analog
converters (65 MHz DAC) with 14 bits of resolution. An image of the DACs mounted on
top of the FPGA is marked by (1) in Fig. 4.5(b). The output voltage from the DACs (0–1
V) is amplified by 5 in the gain stage (marked as (2)) to achieve a full FSR swing for each
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MRR. The amplified control signals are connected to a break-out printed-circuit-board
(PCB) (marked as (3)) which hosts the SiP chip. After fabrication, the chip was attached
to, and wire-bonded on, a standard electrical IC package (marked as (4)). The silicon pho-
tonic chip used in this work is not equipped with any temperature sensors, so no active
temperature stabilization procedure is included in the design of the chip. However, the
chip is sitting on a heat sink in the IC package that passively regulates its temperature to
the ambient temperature level. An array of optical fibers is glued to the packaged chip on
top of grating couplers (marked as (5)).
To test various switching scenarios, a PPG was used to output a 10 Gbps PRBS (231-
1) signal, which was then electrically amplified before being modulated onto the optical
carrier using a Mach-Zehnder modulator. The optical signal was then sent to the SiP
device, configured through the software control plane, to route the signal to the desired
output port(s). Because the SiP chip exhibits coupling loss of∼ 25 dB due to its packaging,
in our experiment an EDFA was required to amplify the received signal. Using a 1:3
divider, the optical signal was directed to an OSA, an oscilloscope to observe the received
eye diagram and an APD. The power falling on the APD was kept at a constant level of
-8 dBm to avoid saturation. The output of the photo-receiver was sent to the bit error
rate tester (BERT) for BER measurement. The BERT and oscilloscope were both triggered
with the same clock signal from the PPG.
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Unicast
Figure 4.6 maps all possible unicast combinations based on wavelength and spatial routing
capabilities of the system. The spatial ports are denoted in the vertical axis where MRR 1
corresponds to the first output port in the cascaded topology. The horizontal bars illustrate
the tuning range of each MRR with a zero bias resonance at the grey vertical lines. The thin
vertical dashed lines separated by 100GHz correspond to the all possible optical channels
of the TL. The thicker dashed lines and the eye-diagrams to their right indicate the TL
channels and the drop port combinations which were used in our experiment.
A 10Gbps optical signal was injected into the input port of the chip and various wave-
length routing and spatial switching configurations were tested in order to confirm error-
free operation (in these cases all measured BER≤ 10−12) operation. The control plane was
first set to test spatial switching, where data carried on a specific wavelength was switched
from one drop port to another. The TL laser was set to channel 22 (1541.70 nm) and the
signal quality (Eye diagram and BER) was monitored over four different switching cases
for drop ports of MRRs 1, 2, 3 and 4. Similarly, The TL was set to channel 13 (1551.28 nm)
and the control plane configured the SiP for four different cases to route the data to the
output ports 5, 6, 7, and 8.
Next, wavelength routing was tested where the data is routed through a specific port,
each time with a different wavelength. The eye-diagram and BER were captured at port R1
while the control plane reconfigured the transmitted wavelengths to 1533.81 nm, 1537.75
nm, 1541.70 nm, and 1549.67 nm. In a similar measurement, the signal quality was mea-




























Figure 4.6: Tuning ranges of eight cascaded MRRs in the C-band. The eye-diagram plots
are captured from experimentally tested error-free unicast operation at various combina-
tions of wavelength and output ports. Color strips are used to differentiate the outputs.
and 1560.97 nm.
The results of this part of our experiment demonstrate the capability of the SiP-based
system for error-free optical unicast operation.
Multicast and broadcast
Figure 4.7 shows experimental measurements for multicast and broadcast operations and
the best and worst power consumptions for each operation. All the results were set to
perform at channel 17 of the laser (1548.11 nm). First, the control plane was set to route
the data to R2. Then the SiP device was reconfigured to multicast the data to ports R2
and R7. The BER and the eye-diagrams were captured at the two output ports separately
to verify error-free operation. This process continued to higher multicast port counts
until it covered all the eight ports (broadcast). The tested multicast cases are marked by
eye-diagram results in each row of Fig. 4.7.
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      Best Case: (CH:17,[0,0,0,0,0,0,1,0]) 
0.20mW (0.02PJ/bit) 
Worst Case: (CH:4,[0,0,0,0,0,0,0,1]) 
51.93mW (5.19PJ/bit) 
 
Multicast of 2 
  
 
     
 
 Best Case: (CH:32,[1,0,0,0,0,0,0,1]) 
1.38mW (0.07PJ/bit) 
Worst Case: (CH:19,[1,0,0,0,0,0,0,1]) 
89.26mW (4.46P/bit) 
 







     Best Case: (CH:32,[1,1,0,0,0,0,0,1]) 
5.37mW (0.18PJ/bit) 
Worst Case: (CH:19,[1,0,0,0,0,0,1,1]) 
120.97mW (4.03PJ/bit 
 







     
 
Best Case: (CH:2,[1,1,1,0,0,0,0,1]) 
19.94mW (0.49PJ/bit) 
Worst Case: (CH:6,[1,1,0,0,0,0,1,1]) 
157.73mW (3.94PJ/bit) 
 











Best Case: (CH:2,[1,1,1,1,0,0,0,1]) 
38.15mW (0.76PJ/bit) 
Worst Case: (CH:6,[1,1,0,0,0,1,1,1]) 
178.85mW  (3.57PJ/bit) 
 













Best Case: (CH:30,[1,1,1,1,0,0,1,1]) 
60.32mW (1.01PJ/bit) 
Worst Case: (CH:6,[1,1,0,0,1,1,1,1]) 
192.90mW (3.21PJ/bit) 
 
















Best Case: (CH:30,[1,1,1,1,1,0,1,1]) 
91.04mW (1.30PJ/bit) 





















Best Case: (CH:17,[1,1,1,1,1,1,1,1]) 
124.15mW (1.55PJ/bit) 
Worst Case: (CH:6,[1,1,1,1,1,1,1,1]) 
196.59mW (2.45PJ/bit) 
Figure 4.7: Experimental results of 8 different cases including Unicast, Multicast and
Broadcast operated at 1548.11nm are shown in first 8 columns. The last column shows
the estimation of best and worst case power consumption for all possible configurations.
The column on the right side of Fig. 4.7 shows power overhead analysis due to the
reconfiguration (thermal tuning) of the SiP device. All possible combinations of TL wave-
lengths and SiP output ports were swept in order to determine the best and the worst case
of power consumption. The results were achieved by estimating the amount of wave-
length shift (in nm) necessary for each MRR, converting it to ohmic power (in mW), and
summing them up to get the overall mW consumption. With a data rate of 10 Gbps, the
static ohmic power of each participating MRR was also converted to energy per output-bit
(pJ/bit) overhead. Finally, the total pJ/bit was obtained by adding all the individual pJ/bit
values.
For example, for multicast using 3 ports, the best power consumption is calculated to
be 5.37 mW for the (ch32,[1,1,0,0,0,0,0,1]) combination with an energy overhead of 0.18
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pJ/bit. While the worst combination is (ch19,[1,0,0,0,0,0,1,1]) resulting in an ohmic power
of 120.97 mW and an energy overhead of 3.94 pJ/sent-bit (1.31 pJ/received-bit).
4.5 Programmable Optical Power Distribution
Building on the multicasting algorithm, we expand the control plane over the SiP cascaded
MRRs to perform programmable optical power distribution. This capability can pave the
way for future optical network requirements that focus on higher utilization and reduced
energy consumption.
Since the quality of transmission (bit error ratio, BER) in a digital optical links is di-
rectly related to the optical signal-to-noise ratio, pumping more optical power into a com-
munication link will result in a better reception of the data as long as the optical power is
kept below the non-linearity threshold of the transmission medium [114]. Additionally,
the distribution of optical power can be further optimized for bandwidth and/or distance
requirements of each point-to-point link [115]. Optical power distribution has also the
potential to reduce energy consumption in optical networks with a centralized optical
source. A single high-power laser is known to achieve more than 40% of efficiency [116]
and can be utilized as an external central power source in conjunction with a dynamic
power allocation routines [117].
To execute the programmable optical power distribution we again utilize the param-
eters necessary to fit the Lorentzian function describing the spectral response of each
MRR: resonance wavelength and 3dB bandwidth as shown in Fig. 4.2. Together with the
dynamic thermo-optic responses, we obtain the optical drop power as a function of the
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applied bias voltage (DR(V)). These functions are saved in the FPGA as a look-up table.
The power distribution functionality is abstracted into a single command called
set_power(λ, power, [α1,α2,α3,α4,α5,α6,α7,α8]) set by the user in the processor core of
the Altera FPGA (nios-ii). The input entries λ and power control the TL [111] to the de-
sired wavelength and power in dBm units, and α1 to α8 (∑8i=1 αi ≤ 1) set the desired drop
ratios from output ports 1 to 8. Due the cascaded design of the SiP chip, the user input
ratios are converted to power drops based on the following relationship:
DR1 = α1, DRi =
αi
1−∑j−11 αj (4.1)
As an example, for equal power distribution through the first four ports (α1 = α2 = α3 =
α4 = 25%) the actual programmed drop levels are set to DR1 = 25% , DR2 = 33.3%,
DR3 = 50%,DR3 = 100% based on Eq. 4.1. The calculated drop ratios of the participating
ports are translated to bias voltages, and if one of the non-participating ports’ spectral
response lines up with the wavelength of operation, it is automatically de-tuned from its
zero-bias operation (as shown in Fig. 4.3(b)). The optical coupling variation between the
ports and the fibers is calibrated and taken into account to further increase the accuracy
of the algorithm.
Figure 4.8 summarizes the experimental results of four distinct distribution profiles at
different operating wavelengths and 12dBm of laser power. Fig. 4.8(a) shows the results
for equalized power profile [1/4,1/4,1/4,1/4,0,0,0] among ports 1, 2, 3 and 4 at 1530.7nm,
and Fig. 4.8(b) shows [0,0,0,1/3,1/6, 1/6,1/3] profile at 1551.31nm. Fig. 4.8(c) corresponds
to a ramp-up profile set to [1/7,0,2/7,0,4/7,0,0] at 1543.331nm and Fig. 4.8(d) corresponds
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Figure 4.8: Demonstration of dynamic power distribution through drop-ports of cascaded
microring resonators (a) Equalized power distribution for four rings. (b) Power down and
up for four rings. (c) 3dB step up for three rings. (d) Power up and down for three rings.
Note that the wavelength of operation is different for each case and is set by the user.
to a mixed profile of [0,1/3,0,1/2,0,1/6,0] at 1555.35nm. The corresponding applied bias
voltage array for each case are [0.97, 0.80, 1.77, 2.35,0,0,0] V, [0,0,0.48, 0.80, 1.15, 1.70, 2.3] V,
[1.04,2.00,1.65,0,2.94,0,0] V and [1.04,0.90,0,2.06,0,3.09, 0] V respectively. For cases 3(b)-(d),
it can be seen that bias voltages are applied to more MRRs than participating ports in the
power profile. The additional MRRs are the ones that need to be de-tuned from their zero-
bias operation. These results show the capability of the system to generate wavelength
selective power profiles within several percent error margin from the programmed input.
4.6 Conclusion
For the first time, we demonstrate a fully integrated software control plane in order to
realize optical unicast, multicast and broadcast in conjunction with wavelength selec-
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tivity on a silicon photonic chip. We show that any switching configuration set by the
user input could be precisely determined in an energy efficient way by our control plane.
This level of abstraction of the physical layer paves the way for directly integrating SiP-
based devices into a higher-level control plane under software-defined networking (SDN)
paradigm. SDN and all-optical routing are key requirements for next-generation recon-
figurable optical networks/interconnects.
Based on the static spectral response and thermo-optic behavior or silicon-based mi-
croring resonators, a control plane was developed to dynamically distribute the optical
power to the drop ports of an array of seven add-drop ring resonators. We demonstrated,
experimentally, various power profiles including uniform, ramp up, and mixed based on
the predicted heater voltages in the control plane.
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Chapter 5
Mitigating Ring Resonator Sensitivities with Feedback Based
Control Systems
Abstract - This chapter focuses on closed-loop techniques for maintaining micro-ring res-
onance at the desired WDM channel. The introduction presents several factors that cause
the resonance to shift from the desired location, as well as spectral deformation due to a
non-linear dependency on optical power. To overcome these issues, we then present scalable
resonance locking mechanisms that operate on multiple micro-ring simultaneously. In par-
ticular, we show locking of multicast switching utilizing external photo-detectors, a solution
based on pulse-width modulation control and feedback signals, and an approach based on
the photo-conductance.
5.1 Introduction
Micro-ring resonators (MRRs) are one of the most versatile building blocks in the sili-
con photonic (SiP) technology. Their small footprint, low power consumption and wave-
length selectivity characteristics [118] make them attractive for optical network applica-
tions. The photonic community has developed and demonstrated a wide range of high-
performance subsystems based on MRRs. Recent examples include high-data rate modu-
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Figure 5.1: (a) The “add-drop” structure was placed in a temperature chamber while a
broadband laser connected to it. (b) The resonance wavelength as a function of tempera-
ture of the chamber. A linear fit indicates a thermal sensitivity of 0.067 nm/◦K.
lators [16, 119] and receivers [120], WDM filters [121] and tunable laser cavities [122].
To achieve the highest performance in terms of bit-error rate and lowest energy con-
sumption in a dense WDM architecture [26], the resonances of many MRRs must set
precisely to the corresponding channels. However, the resonant nature and the high
thermo-optic coefficient of silicon poses challenges for a commercial deployment [123].
Changes in temperature within the die due to thermal cross-talk [76] or external in-
fluences such as a data center environment [124] shift the resonance from the desired
location. Increase in local temperature of the MRR will increase the effective index of
refraction and cause the resonance to shift to higher wavelengths. This denoted as “red-
shift”. The opposite scenario with a decreased temperature causes a “blue-shift”. The
thermal sensitivity is characterized in Fig. 5.1. Figure 5.1(a) illustrates an experimental
setup where a broadband source is injected to the input port of an MRR and the locations
of the resonances are recorded from either the drop or through ports. The MRR is placed
into a temperature controlled chamber, and when thermal steady state is reached, the
62


















































































Figure 5.2: (a) Illustration of an experimental setup to measure the self-heating effect in an
“all-pass” micro-ring resonator (b) Measurements of spectral shifts due to increase optical
power (c) Extracted resonance location at each power sweep (d) Extracted extinction ratios
with a upper optical bound at ∼-1dBm
resonance is recorded using a spectrum analyzer (Fig. 5.1(b)). The results in 5.1(C) cor-
respond to an MRR with a quality factor (Q) of ∼2.2k [74] and show that the resonance
shifts by ∼9 GHz (∼0.07 nm) for each degree Celsius degree change in the temperature
of the waveguide. For high Q modulator designs, this can reduce the extinction ratio and
in our filter based MRR design, each Celsius degree adds 3dB of insertion loss.
Another factor that causes a “red-shift” of the MRR resonance is referred as self-heating
[125]. Figure 5.2(a) shows an “all-pass” MRR configuration connected to a tunable source
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and an optical power meter. Without a drop-port, the optical signal at resonance even-
tually converted to thermal energy due to the loss in the waveguide. Due to this excess
of heat, the MRR is experiencing a “red-shift”. As the optical power keeps increasing,
the “red-shift” exponentially grows, and the original Lorentzian shape is deformed due
to the bi-stability [83]. Figure 5.2(b) shows the measured shifted spectral response with
varying sweeping optical power. Besides the resonance shift, it is possible to see that the
extinction ratio is degrading as well with increased optical power. The reduction of the
extinction ratio severely affects the performance when the MRR is used as a transmit-
ter, therefore, setting an upper bound for the optical power [126]. Figure 5.2(c) plots the
extracted resonances that are “blue shifted” with increased optical power. However, as
shown in Fig. 5.2(d), our MRR with a (Q =∼8.5k) is experiencing an upper optical bound
at -1dBm. Fabrication variations further deviate the resonance from the intended loca-
tion’s design. It is shown that this shift can vary up to several nm and occur within the
same or between different wafers [56, 127]. The need for resonance locking to the desired
wavelength is essential for the optimal operation and addressed with passive and active
solutions.
Passive solution based on polymers cladding counteract the thermo-optic effect of sil-
icon and can provide consistent performance over a wide temperature range [128, 129,
130]. However, this solution requires post-fabrication processes that are not CMOS com-
patible and still does not address the process variation issue. Nevertheless, the most com-
mon method to address the resonance sensitivities is by a closed-loop operation [58].
Error signals are usually obtained by tapping a portion of the propagating signal from the
drop or through ports of the MRR, and the stabilization is performed through controlling
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an integrated heater. The control algorithms span from standard proportional integral
derivative (PID) [131] and maximum search [132] approaches implemented with digital
[133] or analog [134] circuitry.
In this chapter, we present three closed-loop techniques for locking multiple MRR to
the desired WDM channels. Specifically, the techniques are focused on scalable designs
that support high-bandwidths interconnects such as in optically-connected memory links.
In the first section, the error signal is obtained by tapping a portion of the propagating
optical power from the drop port of the MRR. The developed control algorithm identifies
if the multicast operation has been chosen, and tunes the resonances accordingly. Based
on this algorithm, in the second section, we present control and an error signal genera-
tion with PWM signals. This enables implementing the feedback algorithm in a digital
platform (FPGA) without the need for conventional digital to analog and analog to digital
converters (DAC/ADC). The last section demonstrates a closed loop with an error signal
obtained from the photo-conductance effect of the integrated heater. This can greatly
reduce footprint and design complexity since the same element, the heater is utilized for
both control and feedback.
5.2 Automated Stabilization of Cascaded micro-ring
Resonators for Reconfigurable WDM Applications
The control algorithm is implemented in a field-programmable-gate-array (FPGA) plat-















Figure 5.3: Flow chart description of the closed-loop algorithm
length reconfigurable though thermal tuning. The implemented algorithm is based on a
gradient search, hence, can be scaled to work with any number of MRRs design exhibiting
different spectral responses. The performance of the closed-loop operation is evaluated in
a 10Gb/s/λNRZ WDM networking scenario involving simultaneous unicast and multicast
operations. Results show that the post tuning improvement leads to error-free operation
of seven cascaded MRRs simultaneously.
Feedback algorithm
The flowchart in Fig. 5.3 describes the algorithm that realizes simultaneous locking of
multiple WDM channels. The closed loop starts immediately after the initial biases on
the heaters are applied. Using our previously developed control plane [74] based on the
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spectral responses and the thermo-optic effect of each MRR, the feedback algorithm is
initialized with a “good-guess” of the required control voltages. In the unicast mode, the
feedback algorithm will tune the MRR to drop the entire optical power through a single
MRR. The tuning is performed automatically by maximum searching along the Lorentzian
response of the MRR. In the multicast mode, the algorithm will tune several MRRs to drop
the signal power equally at multiple MRRs. The tuning happens sequentially from the
last to the first MRR in the cascaded structure, while ensuring an equal power from the
drops from in any multicast scenario. For example, set_switch([λ2, 0, λ1, λ1, λ1, 0, 0]) will
route all the data on wavelength λ2 to the drop port of MRR1 and multicast the data on
wavelength λ1 to drop ports of MRRs 3, 4 and 5. MRR1, which is dedicated to the unicast
operation, as well as the last participating MRR in multicast operation (MRR5), are then
tuned to drop maximum optical power. To complete multicast stabilization, additional
loops for MRRs 4 and 3 are executed in sequence until the signal power is equalized among
all the ports. When the tuning feedback is complete, the algorithm continuously monitors
the output power at each drop port. Stabilization operations restart if either the power at
any port deviates by 10% from the desired value, or if another configuration is chosen by
the user.
Each MRR has an associated micro-heater which thermally tunes its optical response
in accordance with an applied bias voltage. The minimum control step time is governed
by the heater’s response time, measured to be 20µS. Fig. 5.4 shows the tuning procedures
on a single MRR with (a) and (b) show tuning due to decreased and increased local tem-
peratures, respectively, as indicated by the associated insets.
In both cases, (Fig. 5.4(a) and (b)) the algorithm first increases, and then immediately
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Figure 5.4: Time diagrams with blue curves indicate the control signal from the DAC and
red curve is the measured voltage from the drop photo-detector. Tuning procedure due
to: (a) decreased local temperature (b) increased local temperature.
decreases, the voltage bias - so that the optical power gradient can be determined. If the
gradient is positive, the temperature has decreased and an increase in voltage over the
heating element is required to tune the MRR resonance to the laser wavelength (a), and
vice versa (b). This operation is shown in the gray shaded regions of Fig. 5.4.
Based on the gradient value, adaptive control steps were applied to achieve consistent
optical response during the feedback operation. Blue curves in Fig. 5.4 show the adap-
tive changes in the control voltages, and red curves are the optical responses of the MRR,
captured using a photo-detector (PD). Lastly, the algorithm detects an overshoot when
gradient polarity changes, indicating that the previous step represents the optimum op-
erating condition. This bias is then applied for maximum transmission. This scenario is










































Figure 5.5: WDM experimental setup. The four WDM channels are generated by mod-
ulating the odd and even channels with two separate differential outputs from the PPG.
The host FPGA controls the MRRs with eight DACs. The error signal from external PDs
are converted to and electrical input to the FPGA using eight ADCs. At each programmed
output configuration, we measured the signal integrity using an ED for BER perfomance
and a scope for eye-opening
Experimental setup
The WDM experimental setup is shown in Fig. 5.5. To validate the closed-loop stabiliza-
tion algorithm, our WDM networking scenario uses all MRRs to provide multi/uni-cast
functionality for four 10Gb/s WDM data streams. Four independent external cavity lasers
(ECL) are used to provide the WDM channel wavelengths. Pseudo-random bit sequence
(PRBS) with length 215-1, at 10Gb/s, are generated using a programmable pulse generator
(PPG). The positive and negative PPG data outputs are de-correlated with a short length of
RF cable, amplified, and used to modulate the odd and even WDM channels, respectively,
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via a single-ended MZM (Fig. 5.5). Odd and even channels are combined and the multi-
plexed signal propagates to the SiP chip. A polarization controller (PC) sets the optical
mode to TE to match the grating coupler on the SiP chip.
An FPGA (Stratix III 3SL340) is used to set the SiP transmission conditions via multiple
digital-to-analog converters (DAC) which provide biasing to the heaters of the MRRs. Re-
configurable de-multiplexing is performed as the desired WDM channels are dropped at
the required output ports. At each output, an optical splitter is used to tap 10% of the
light and direct it to a dedicated monitor PD which feeds dynamic power information to
the FPGA through a bank of analog-to-digital converters (ADC). MRR drop-port outputs,
which are tested individually, are first amplified to∼10dBm using a constant gain erbium-
doped fiber amplifier (EDFA), to overcome losses in the SiP caused by grating alignment. A
1:3 splitter is then used so that the optical spectrum and eye-diagrams can be observed by
a spectrum analyzer (OSA) and oscilloscope, respectively. A variable optical attenuator
(VOA) at the output of the remaining optical path ensures that the input power to the
avalanche PD (APD) does not exceed -7dBm. Finally, a limiting RF amplifier is used to
boost the electronic signal at the input to the error detector (ED), where channel bit error
rates (BER) are measured.
Closed-Loop Demonstration
Fig. 5.6 summarizes the experimental results for the set_switch([λ4, λ1, λ1, λ1, λ3, λ3, λ2])
configuration. This command sets data modulated on 1530.3nm to drop through MRRs 2-4
(multicast of 3), 1547.5nm to drop through MRR 7 (unicast), 1554nm to drop through MRRs
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5-6 (multicast of 2) and 1564nm to drop through MRR 1. Localized thermal variations in
the MRR resonances were synthesized by intentionally setting the initial state MRR micro-
heater voltages away from ideal operational conditions. Maximum resonance detuning
was 0.65nm corresponding to a local temperature variation of 9.7C. Initial and final state
































Figure 5.6: (a) Optical transient response of the WDM stabilization algorithm. (b) Network
scenario illustration with eye-diagrams, BERs and MRR’s resonance wavelengths before
and after tuning
Fig. 5.6(a) shows the normalized power transient optical response obtained from the
monitor PDs. Changes in optical power begin at 100µS when the feedback algorithm ini-
tializes. In the two unicast cases (red and purple curves) MRR1 reaches steady state after
286µs and MRR7 after 233µS, where optical power increases by 8.5 and 6.5dB respectively
and error-free (<10−12) operation is achieved (see Fig. 5.6(b)). Multicast through MRRs 5
and 6 (blue curves) is completed after 547µS and an increase in optical power of ∼4.7dB
is observed while BERs reduce from 8.6×10−5 and 5.2×10−5, respectively, to error-free.
Fig. 5.6(a) shows final state equal power distribution at both ports.
Error-free multicasting among MRRs 2, 3 and 4 is achieved after 658µS where optical
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powers are equalized, indicated by increases of 3, 5.8 and 0.5dB, respectively. Initial state
BERs of signals routed through MRRs 3 and 4 are reduced from 3.4×10−3 and 2.8×10−3
respectively. In this case, successful stabilization is achieved as MRRs 3 and 4 are tuned
to work in tandem with MRR 2 which exhibited close to ideal tuning in the initial state.
5.3 Closed-loop operation with a single Digital I/O for
Control and Feedback
Digital closed-loop solutions rely on traditional digital-to-analog (DACs) and analog-to-
digital converters (ADCs), which require a large number of parallel input/output (I/O)
interfaces. For example, a 4-channel WDM receiver with 8-bit DACs and 16-bit ADCs
resolution requires 24 I/O pins for each MRR and 192 in total [135]. An effort to reduce
to a single ADC for tuning sixteen MRR has been shown [136], however, it comes at the
cost of stabilization time and still requires tens of I/O pins for multiple DACs.
In this section, a system consisting of a single digital I/O for control and a single digital
I/O for error-signal purposes is implemented to lock an MRR to the desired WDM channel.
It provides a scalable solution while maintaining a reliable wavelength switching oper-
ation. Based on the proposed single-wire DAC/ADC architecture, we present a closed-
loop control algorithm that is developed on an FPGA platform. By utilizing pulse-width-
modulation (PWM) digital signals, this control and feedback strategy achieves unicast and
multicast functionalities, and pre/post tuning is verified with 20Gb/s PAM-4 optical data
streams.
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Figure 5.7: (a) Schematic of digital-to-analog and analog-to-digital control and feedback
(b) Transient response of digital-to-analog circuit (red curve) and MRR thermal-optic re-
sponse due to a changed duty cycle of the PWM control signal
Single-wire DAC and ADC architecture
Figure 5.7(a) shows the building blocks for realizing the wavelength switching and feed-
back for reliable operations of an MRR. To control the resonance of the MRR, a PWM
control signal is generated by the FPGA and converted to a bias voltage that is applied to
the integrated heater. The analog feedback signal from the MRR is converted back to a
PWM for the FPGA to process. Based on the send and received PWM signals, the feedback
control algorithm implemented as a finite-state-machine (FSM) tunes the resonances of
the MRRs for optimized operations.
The PWM to analog conversion is implemented for the control side. By adjusting the
duty cycle of the PWM in the FPGA, the bias voltage on the heater is precisely controlled.
The PWM at 1.2MHz passes first through a comparator followed by a low-pass filter and
a buffer to provide the necessary current to drive the heater. Fig.1 (b) shows the PWM to
analog converter and MRR response time are 6.20μs and 30.3μs due to a duty cycle change
from 29.67% to 42.26%. The low pass filter is designed to provide a digital to an analog
conversion response time of 5 times faster than the thermo-optic response of the MRR to
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guarantee a fast tuning procedure. The base clock frequency of the PWM generated by
the FPGA is at 625MHz with a duty cycle resolution of 9-bits (625M divided by 1.2MHz).
The feedback signal is obtained by tapping a portion of the optical data from the drop
port of the MRR. The optical power level is then converted to an analog signal through
the photo-detector (PD). The signal then passes through the analog to PWM converter
consisting of a comparator that takes as an input the analog signal from the PD and an
externally generated triangular wave at 150Khz. The output of the compactor is a digitally
readable 150KHz PWM signal. The received PWM signal is sampled at 625MHz, providing
12-bits of resolution.
Utilizing the single-wire ADC/DAC approach, we adjust the algorithm presented in
[137] to achieve maximum power transmission in unicast and equally divide power in
multicast operations. The algorithm starts with an open-loop estimate of the duty cycle
control signal that sets the bias voltage for each required operation [138]. To address the
optical performance deviation due to thermal and fabrication variations, the algorithm
first detects whether a red or blue shifts is necessary based on the gradient of the er-
ror signal. Based on the sign of the gradient, in the unicast transmission, the algorithm
keeps increasing or decreasing the duty cycle until the maximized transmission power is
achieved. Similarly, in the multicast case, the algorithm begins with the last participating
MRR to maximize the dropped power, and all other participating MRRs in the cascaded
structure wait until the preceding MRR is finished. They are then tuned to drop optical
power that is equal to the first tuned MRR.
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Figure 5.8: Experimental setup demonstrating the single-wire ADC and DAC silicon pho-
tonic circuits evaluated with PAM-4 signal
Experimental evaluation
The experimental setup illustrated in Fig. 5.8 is developed to test the PWM-based closed-
loop operation with PAM-4 incoming signals. The performances are evaluated with two
cascaded MRRs for unicast and multicast scenarios. A tunable laser (TL) is set to a specific
wavelength in the C-band. A 10Gb/s pseudo-random bit sequence (PRBS) is generated
using a programmable pulse generator (PPG). To generate the PAM-4 signals, the positive
output data (D) is attenuated by 6dB and negative data (D′) output is phase-matched with
an electrical delay line (ED). Subsequently, D and D′ are combined by a combiner and
amplified using an RF amplifier to drive the MZM to generate the 20Gb/s PAM-4 signal.
A polarization controller (PC) is used to set the polarization of the optical modulated
signal to TE-mode supported by the integrated grating coupler.
A pair of digital I/Os, generating and receiving the PWM signals are used for each
MRR. The drop ports of the MRRs are connected to optical splitters. 10% of the optical
power is utilized for the error signal readout and the remaining 90% continue to examine
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Figure 5.9: (a) Transient time of the tuning operation with the corresponding duty-cycle
of the PWM control signal due to “blue-shift” (b) Illustration of spectral responses be-
fore after tuning due decreased temperature with captured eye-diagrams for “blue-shift”
correction (c) Transient time of the tuning operation with the corresponding duty-cycle
of the PWM control signal due to “red-shift” (d) Illustration of spectral responses before
and after tuning due decreased temperature with captured eye-diagrams for “red-shift”
correction
amplifier (EDFA) to compensate for the 15dB fiber to grating coupler loss. The optical
PAM-4 signal is then directed to a digital communication analyzer (DCA) for capturing
the eye-diagram and estimating the symbol-error rate (SER).
Figure 5.9 shows the experimental results of two unicast cases. Emulating a decrease
in thermal environment, Fig. 5.9(a)(b) shows a scenario where the resonance is intention-
ally deviated by 6dB from the channel wavelength at 1547nm (illustrated on the top of
Fig. 5.9(b)). In this case, an increased duty cycle of the applied PWM signal is required to
provide a higher bias voltage on the heater. The optical transient response (blue curve)
is captured in the PD. The closed-loop correction starts t=37µs (t0) and ends at t=271µs
(t1). The first operation of the algorithm is to detect the gradient. In the first steps of
the algorithm where the received optical power changes from high to low indicate the
negative gradient and increase of bias is required. The control signal’s duty cycle gradu-
ally increases from 27.24% at t = t0 until the feedback algorithm detects another gradient
76
change and returns to the maximum point where the duty cycle stays at 92.78% (t = t0).
The received PWM signal by the FPGA is shown in black. As the feedback procedure
takes place, the duty cycle of the error signal reaches its maximum point.
The orange curve shows the applied analog voltage on the MRR heater during the
tuning operation. The corresponding applied PWM control signals and their duty cycles
are shown in the dashed black boxes. The top of Fig. 5.9(b) illustrates the spectral response
of the initial state and the final tuning states with the vertical arrow corresponds to the
optical wavelength. We also obtain the PAM-4 eye-diagrams in those two states with
the estimated SER of 2−6 and 7−12. Similarly, the results of the second MRR are shown
in Fig. 5.9(c)(d). In this scenario, we intentionally increased the bias on the heater until
a 3dB optical power from the resonance is achieved. This emulates an increase of the
environmental temperature (top of Fig. 5.9(d)). The total measured tuning time is 218µS.
The corresponding received PWM duty cycles are 50.26% at the beginning and 96.20%
at the end. The applied PWM’s duty cycle decreases from 64.41% to 61.77% during the
tuning. The resulting eye diagrams are shown at the bottom of Fig. 5.9(d) and SERs are
2−7 and 3−12.
Figure 5.10 shows the transient results of the closed-loop algorithm for multicasting
data through both MRRs at 1547nm simultaneously. The feedback operation as captured
in the PDs is shown in Fig. 5.10(a) with the orange and the blue curves corresponding to
MRR #1 and #2, respectively. The goal in the end closed-loop stabilization of the multicast
operation is to achieve an equal received power from both MRR drop ports, highest eye
diagram opening as well as lowest SER. Top of Fig. 5.10(c) illustrates spectral responses of
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Figure 5.10: (a) Optical transient before and after the feedback tuning procedure for mul-
ticasting. (b) Received PWM transient. (c) Corresponding spectrum and eye diagrams
before the tuning procedure. (d) Corresponding spectrum and eye diagrams after tuning.
t = 17µS, it is possible to see that the received optical power of MRR #1 is higher than
MRR #2, hence, the difference in the starting point eye-diagrams openings. At time t = t0
the closed-loop algorithm begins. Based on the algorithm, the last participating MRR in
the multicast operation is tuned first to the resonance. Here, in Fig. 5.10(a), we begin with
MRR #2 by first determining the gradient and then increasing heater bias by increasing
the duty cycle until maximum drop power is reached at time t = t1. At this point, the
algorithm starts to tune MRR #1, also by first gradient measurement, and then increasing
the bias until equal optical power drop is reached from both MRRs (t = t2). The control
algorithm starts at t = 17µs and completes at t = 327µs.
The applied PWM and its duty cycle for both MRRs are labeled in the black dashed box.
Fig. 5.10(b) shows the transient PWM error-signal as captured in the FPGA. During the
tuning procedure, the duty cycle of the received PWM signal from MRR #2 (in the top of
Fig.4 (b) ) is 27.24%, 71.01% and 49.21% at t0, t1 and t2. The transient of the received PWM
signal from MRR #1 is shown at the bottom of Fig.4 (b), with the duty cycle increasing
from 29.28% at t1 to 50.77% at t2. Post tuning spectral responses of MRR #1 and MRR
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#2 are illustrated in Fig. 5.10(d) with purple and green curves, respectively. The PAM-4
eye-diagrams are shown at the bottom of Fig. 5.10(d) and their estimated improved SERs
are 2−7 and 3−11 for MRR #1 and MRR #2.
5.4 Utilization of Doped Heaters for Resonance Control
and Power Monitoring
In scaled SiP MRR designs such as switches [139] and transceivers [140], the key promis-
ing parameters are high-density and low energy consumption [118, 141]. However, the
closed-loop operation requires an error signal from each MRR that is often obtained by
tapping a portion of the propagating optical signal [58] as presented in the previous sec-
tions. Tapping comes at a cost of increased optical link budget and as a result an increase
of the overall energy consumption [26]. Furthermore, to tap the error-signal extra on-chip
elements are required such as optical couplers, photo-diodes and electrical pads which re-
duces area-bandwidth density. In this section, we utilize the photo-conductance effect of
doped heaters of the MRR for both controlling the resonance location and as well as for
power monitoring purposes. Based on the effect we develop and demonstrate a closed-
loop algorithm capable of automatically tuning MRRs to uni/multicast operations with a
single on-chip element.
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Figure 5.11: Locking algorithm description based on photo-conductance effect for user
defined uni/multi cast
Uni/Multi-cast Locking Algorithm with Photo-Conductance
The PC based closed-loop algorithm begins right after the biases based on the open-loop
are applied [74]. The algorithm is outlined in the flow-chart of Fig. 5.11. The user first sets
the desired multicast configuration by the command set_state([X1,X2,X3,X4,X5,X6,X7,X8])
where Xi = ‘1’ represents signal drop by the ith MRR and Xi = ‘0’ represents the state in
which the ith MRR is not participating in the multicast operation.
Immediately after the biases are applied, the last participating MRR in the cascaded
structure is tuned to the laser wavelength (marked in the green of Fig. 5.11). The tuning
is based on measuring the gradient of the applied voltage with respect to the change of
PC current. The PC current, ∆I, is obtained by subtracting the characteristic I − V (IH )
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Figure 5.12: Illustration of the steps taken by the control algorithm to lock the spectral
response (black curve) to the optical source (red arrow) using the PC effect: (A) Initial
state with the dashed black curve showing the desired place of the resonance (b) Error
gradient indication based on measurement of the PC current at two bias voltages (c) and
(d) shows increase of bias and at each step the gradient is recorded (e) once the gradient
changes the value, the last step is step is returned and locking is complete
curve of the heater from the case when optical power is present: ∆I (= IH+PC − IH ).
Figure 5.12 illustrates the steps the algorithm takes to lock the resonance to the laser
wavelength. Figure 5.12(a) shows the initial state where the resonance is de-tuned from
the desired location. The algorithm first applies a dithering signal to determine the error
gradient with respect to the laser channel. A decrease (V1) and an increase (V1) biases are
applied and a negative gradient of the PC current is shown in Fig. 5.12(b). This indicates
to the algorithm that a gradual increase bias on the doped heater is required. Similarly, a
positive gradient of the PC current will require a decrease of the bias.
The tuning procedure is shown in Fig. 5.12(c) and (d), where steps of increasing bias
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Figure 5.13: Experimental setup to implement the PC locking algorithm and varify
10Gbit/s signal integrity. The algorithm is implemented in a host computer in Python
and the interface to apply the control bias and reading the PC current were acheived
using a precise power supply (Keithley 2280). The quality of the signal post locking is
examined using a sampling scope
voltage are applied and the resonances red-shifts to the laser wavelength. At each step,
the change of the PC current is monitored. Once the gradient flipped (5.12(d)), the algo-
rithm return one step back as shown in 5.12(e) where the resonance matches the laser
wavelength. To achieve a linear optical response during the feedback operation, the bias
voltage at each step is proportional to the gradient value. When locking is completed,
the amount of the dropped optical power is logged (Pmax). If multicasting is chosen, the
algorithm keeps tuning the next MRRs based on the same approach until the power is
equally divided among the drop-ports. Lastly, if a threshold of 10% ( 0.5dB) is passed from
the locked optical power value, the algorithm repeats the locking process.
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Figure 5.14: Extracted PC response from Fig. 3.8. The inner eye-diagrams represent locked
10 Gb/s signals in unicast (green), multicast of 2 (red) and multicast of 3 (orange).
Experimental Setup and Demonstration
The experimental setup is shown in Fig 5.13 build to examine to perform the closed-loop
operation using the PC effect. A Tunable laser (TL) is used to provide channel wavelength.
Pseudo-random bit sequence (PRBS) is generated using a programmable pulse generator
(PPG). A 10 Gb/s PRBS data is amplified and converted to an optical signal using an ex-
ternal Mach-Zehnder modulator (MZM). Two polarization controllers (PC) set maximum
transmission before and after the MZM. A constant gain erbium-doped fiber amplifier
(EDFA) is placed prior to SiP chip to overcome fiber to grating coupler loss of 10dB. A
computer is used for a serial interface with a programmable precision power supply (PSS)
that can also provide the sourced current values. The locking algorithm is developed in
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Python as a proof-of-concept.
The following user command: set_state([1,1,1,0,0,0,0,0]) sets the MRRs to multicast the
incoming data through ports 1, 2 and 3. Based on the algorithm, MRR #3, the last MRR
in the cascaded structure of the multicast operation is locked to the maximum power in
its drop port. When the resonance of MRR #3 matched the laser wavelength, the optical
power is extracted from the PC effect and measured at 0.43mW (-3.66dBm), shown in the
green box of 5.14. Then MRR #2 is tuned until the power dropped by half and measured
at 0.22mW (-6.57dBm), shown in the red box. Lastly, MRR #1 is tuned until the power is
a third of the original measurement at 0.14mW (-8.53dBm), shown in the orange box. At
the end of the PC-based tuning algorithm, error-free operation and open eye diagrams
were confirmed and captured in each step of the tuning procedure as shown in Fig. 5.14.
The equal openness of the eyes indicates that the optical power is indeed divided equally
between the MRRs in each step of the tuning procedure.
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Chapter 6
Tapless Calibration Of Broadband Switches
Abstract -We leverage the photo-conductance (PC) effect in the doped phase-shifter heaters
for both controlling and calibrating the Mach-Zehnder interferometer (MZI) switch elements.
Both the steady-state and the transient response are experimentally characterized and com-
pact models for the PC current are developed. Utilizing the PC effect, a topology agnostic
algorithm is then outlined. The calibration procedure is experimentally verified against cal-
ibration with external photo-detectors using a non-blocking 4×4 Benes switch consisting of
six 2×2 MZIs. It is shown that our PC-based approach agrees with the PD-based procedure
within less than 2.5% of the difference between the obtained calibrated values. Based on the
calibrated PC values, all possible routing configurations are measured for extinction ratio
(9.92–21.51dB), insertion loss (0.88–4.59dB), and exhibit performances far below the 7% FEC
limit (bit error rate of 3.8×10−3) using 25 Gbps 4-level pulse-amplitude-modulation signals
(PAM4).
6.1 Introduction
The continuous increase in data-center traffic is pushing the bandwidth limits of conven-
tional network interconnects[142]. Low power consumption, small footprint, and CMOS
integration compatibility are all characteristics of the Silicon Photonic (SiP) broadband
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switches that promote them as promising building blocks for realizing newly reconfig-
urable inter- and intra-datacenter optical network architectures[143]. Through steering
and readjusting the end-to-end nodes interconnectivity[144], the optical network can be
optimized for performance[145], efficient resource allocation[146] and the reduced overall
network power by alleviating the need for optical/electrical/optical conversions[147].
The rapid growth and advances in available process development kits (PDK) from
silicon photonic foundries [148] such as AIM Photonics, IMEC, and IME allow designers
to fabricate highly integrated and complicated switch topologies. Figure 6.1 shows recent
high performance and impressive port counts such as the 16×16[149] (a) and 32×32[150,
151] (b) have been demonstrated, and a recent record of a 64×64[152] (c) thermo-optical
switch has been accomplished. These broadband switches are constructed by using many
cascaded 2×2 Mach-Zehnder interferometer (MZI) elements [153, 154]. For example, a
32×32 consists of 1024 2×2 elements [155] that need to operate simultaneously. However,
due to the sensitivity to fabrication variations [156], the elements are shifted from the
desired state causing, in many cases, low overall performance of the switch. To achieve
an optimal operation in terms of low insertion loss and high extinction ratio per routing
configuration, the control signals over the phase-shifter of each 2×2 MZI element must
be precisely calibrated for it is cross and bar states [157, 158].
The most common approach to address the calibration requirement is direct integra-
tion of photo-detectors (PDs) at the output ports of each MZI element. Although Ger-
manium PDs are compatible with silicon photonics and easy to realize, the integration of
hundreds of PDs [159] can drastically increase the insertion loss due to the tapping of the
propagating signal at each MZI stage in the optical path. In addition, advanced packag-
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ing techniques are required to enable simultaneous access to thousands of electrical I/O
ports for the calibration process. Solutions with a lower number of PDs [150], and the
use of external PDs [160] are suggested to reduce loss and design complexity, but at the
cost of calibration time. To calibrate each MZI element in the switch, not only multiple
paths must be examined, but also sweeping multiple MZIs is required. Moreover, the cal-
ibration algorithm must be revised depending on the topology of the switch. Outside of
the chip, the use of external PDs for calibration can be problematic in deployment since
additional calibration might be needed after the installation. The CLIPP [161] solution
does not require tapping of the optical signal, but it still poses packaging challenges and
requires complicated electrical circuitry to measure impedances.
Here, we utilize the photo-conductance (PC) effect in silicon doped thermo-optic
phase-shifter (waveguide-doped heaters) [69] of the MZI elements for calibration and
continuous control during the switching operation. It alleviates the electrical packaging
challenges and reduces footprint because we utilize the doped heaters for two purposes.
As the optical signal propagates through the heater, the interaction between photons and
doped silicon generates free electrical carriers. Hence, the doped phase-shifter is also
used as an optical power monitor since the optical signal is affecting the conductance of
the heater[80]. The PC effect is already demonstrated in SiP micro-ring resonator appli-
cations [162, 163, 79], and to the best of our knowledge, this is the first demonstration in
MZI based switches.
The chapter is divided into two sections. First, based on the operation methodology
of the PC effect in a 2x2 Mach-Zehnder element present a design agnostic algorithm that
supports bi-directional 1×N[61], N×1 [164] and N×N switch topologies is outlined. The
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(a) (b) (c)
Figure 6.1: Examples of recent high-port count switches constructed with thousands of
integrated photonic elements: (a) 16×16 [149] (b) 32×32 [150] (c) 64×64[152]
calibration algorithm is carried out on six MZI elements constructing a 4×4 Benes switch.
Secondly, we validate the calibrated control signals obtained through the PC effect against
calibration with external PDs. Based on the calibrated cross and bar states of each MZI el-
ement, a look-up table for input-to-output routing configurations is also generated. Each
routing configuration is experimentally evaluated for insertion loss, extinction ratio, and
bit error rate (BER) of 25 Gbps 4-level pulse amplitude modulation (PAM4) optical signals.
6.2 Photo-conductance calibration
Calibration algorithm
The topology-agnostic calibration algorithm based on the PC effect is outlined in the
pseudo-code of Fig. 3(a). The algorithm iterates through every MZI element in the switch
topology (1×N, N×1 and N×N) to find the necessary control bias voltages over the phase-
shifters to set it for the CROSS or BAR states. Figure 3(b) illustrates a generic topology of
cascaded MZI elements: “A”, “B”, “C” and “D” in a switch design. The algorithm performs
the calibration in an iterative manner starting with the MZI elements connected to the
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optical I/O interface. The algorithm first establishes an optical path to the MZI element
under calibration. In the example of Fig. 3(b), if MZI “A” is connected directly to the
optical I/O port of the switch, no further action is required because the optical path is
pre-established. Whereas for the inner MZI elements in the switch topology, the optical






Optical Path !1: function Switch Calibration2: for each MZI in Switch Fabric do3: Establish optical path to the MZI under calibration
4: Find Next Stage MZI for Bar state (Switch Topology)
5: Find Next Stage MZI for Cross state (Switch Topology)
6: for each voltage in Sweep Range do
7: Measure current on Next Stage Bar MZI
8: Measure current on Next Stage Cross MZI
9: Log measured data
10: Extract max current values from Bar and Cross MZIs
11: return Calibrated biases for each MZI for Bar and Cross states
1
Figure 6.2: (a) Psuedo-code of the calibration algorithm. (b) A generic switch section
topology of cascaded MZIs.
In the next step, the algorithm identifies the two MZIs optically wired to the MZI un-
der calibration within the optical path. In the example of Fig. 3(b), MZI “B” and “D” is used
to monitor the PC excess current in the calibration procedure of MZI “A”. In this configu-
ration and based on the optical path, when the maximum optical power is propagating to
MZI “B”, MZI “A” is in BAR state, and when the maximum optical power is propagating
to MZI “D”, MZI “A” is in the CROSS state. To identify these states, the control voltage is
swept over MZI “A” while 1V over the doped-heaters is applied on the MZI “B” and “D”
and the source’s current is logged. Due to the PC effect, the current change is directly re-
lated to the optical power. The bias points of MZI “A” at the maximum current values are
measured from the monitoring MZIs “B” and “D” indicating the calibrated values for the
BAR and CROSS states, respectively. At the end of the procedure, the algorithm returns
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a look-up table with each element’s associated CROSS and BAR control biases.
Calibration of a 4×4 switch
The calibration based on the PC effect is performed on a SiP non-blocking 4×4 switches
illustrated in Fig. 4(a) (the layout is outlined in [157]). The switch consists of eight bi-
directional optical I/O ports where the left-sided are denoted as inputs and the right-sided
as outputs, and six optically wired 2×2 MZI elements. Each MZI is equipped with two
doped heaters to control the state of the switch in a push-pull approach [165], however,
here we use only the top arm doped heater in the calibration process.
The measured calibration results of each MZI element in the switch are shown in Fig.
4(b). The calibration is performed sequentially from MZI1-MZI6. The curves in the plots
represent the normalized sourced current from the monitoring MZIs while 1V bias is ap-
plied and sweeping the MZI under calibration between 0-2V. The plots’ insets represent
the calibration setups during the algorithm process where the orange arrow is the optical
source (1550nm) input, the green circle is the MZI under calibration and the two blue pen-
tagons shapes represent the monitoring MZIs. Based on the algorithm procedure, the first
MZIs to be calibrated are the ones connected to the optical I/O of the switch. Starting from
MZI1, the optical signal is coupled through the top input of the 2×2 elements, therefore,
maximum sourced current on MZI3 indicates the BAR state and the maximum current at
MZI4 (or minimum at MZI3) indicates the CROSS state for MZI1. Considering the optical
coupling port in the calibration result of MZI2, maximum current at MZI3 indicates the
CROSS state for MZI2 while maximum current at MZI4 indicates BAR state for MZI2.
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Figure 6.3: (a) Schematic of the 4×4 switches consisting of six MZI elements. (b) Measured
PC calibration results of six MZI elements in 4×4 non-blocking topology. Each plot cor-
responds to a single MZI element and the curves are measured currents of the proceeding
MZI elements with the optical path. The insets show the switch topology with the green
circles corresponding to the calibrated element and the two blue pentagon correspond to
the monitored elements.
The calibration of the inner MZIs (3 and 4), requires information of the previously
calibrated elements. Continuing with MZI3, the algorithm sets the optical path by apply-
ing appropriate control voltage for a BAR state on MZI1 (inset of Fig. 4(b) - MZI3), and
utilizing MZI5 and MZI6 as monitoring elements. Similarly, the optical path to MZI4 was
set by biasing MZI2 to the BAR state. Lastly, the calibration of MZI5 and MZI6 is imple-
mented by coupling the optical signal through the output ports while MZI3 and MZI4 are
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used as the monitoring elements.
The vertical solid and dashed arrows in Fig. 4(b) indicate the calibrated control volt-
ages to set each MZI element to the BAR and CROSS states, respectively. In the next sec-
tion, the calibrated results are used to control the 4×4 switches, and all possible routing
configurations are evaluated for insertion loss, extinction ratio and the quality of optical
data switching performances.
Note that a change in the input optical power will modify the bias voltages necessary
to put a 2×2 switch element in the Bar or Cross-state. However, by combining Eq. (3.4)
through Eq. (3.6) it is possible to add a corrective term to the bias voltages after the
initial characterization of the heaters is done. The variable that remains unchanged is
the required change of temperature of the waveguide and it is linearly proportional to
the required ohmic power. Therefore, the bias voltages measured at a particular optical
power will have to decrease if the optical power is increased and vice versa.
6.3 Calibration evaluation
Experimental setup
The experimental setup is developed to verify the results of the PC calibration against
calibration using external PDs, as well as to evaluate the performance of the switch as a
system. Fig. 6.4 shows a schematic of the experimental setup with the SiP 4×4 switches
in the center. The switch is wire-bonded on a chip carrier and mounted on a breakout






















Figure 6.4: Schematic of the experimental setup. The setup consists of a packaged SiP
switch, central control computer and the following equipment: control Arbitrary Wave-
form Generator (AWG), Tunable Laser (TL), Polarization Controller (PC), Mach-Zehnder
Modulator (MZM), Precise Power Supply (PPS), Photo-detector (PD), Analog-to-Digital
Converter (ADC), Erbium Doped Fiber Amplifier (EDFA), Optical Bandpass Filter (OBPF),
Variable Optical Attenuator (VOA), Avalanche Photo-diode (APD) and Real-Time Scope
(RTS).
elements. An array of eight fibers is aligned and glued on top of grating couplers for
optical I/O interface.
The PC calibration algorithm is implemented in the central control computer in
Python and serially interfaced to six PPSs (Keithley 2280). The PPSs are used to sup-
ply control voltages and to allow the measurement of the PC current. An optical signal
(1550nm) is generated using a programmable TL and coupled into the SiP switch through
a polarization controller. To validate the calibrated procedure against calibration with
external PDs and to measure the steady-state insertion loss and extinction ratios, the four
optical output ports are coupled to an optical splitter with 10% of the light directed to
MHz range PDs (Thorlabs PDA20CS) in each case. The PDs are connected to four ADCs
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Figure 6.5: Calibration of the six elements in the 4×4 switch using external PDs. The insets
show the MZI under calibration (marked with a green circle) and the states of supporting
elements as well as the input and output optical ports.
(NiDAQ 6363) for power readout and results plotting.
The optical transmission is carried out by programming an AWG (Keysight M8195A)
to generate 4-level pulse amplitude signals (PAM4) at 12.5 Gbaud (25 Gbps). The elec-
trical PAM signal is amplified and then used to modulate the light from the TL using a
Mach-Zehnder Modulator (MZM). Digital processing (timing deskew, resampling, adap-
tive equalization, matched filtering, amplitude offset compensation) and bit-error rate
(BER) calculations, are performed off-line using MATLAB from the received RTS (Tek-
tronix MSO71254C) signal. At each output port, 90% of the signal is connected to an
EDFA to compensate for 10dB fiber to chip coupling loss ( 5dB per grating coupler). The
OBPF is used to filter the amplified spontaneous emission (ASE) noise associated with the
EDFA, and the VOA used to set the optical signal falling on the APD at -5dBm.
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Calibration with external photo-detectors
To validate the obtained control biases for the CROSS and BAR states of each MZI element
in the switch, a calibration with external PDs is performed. An optical path to the MZI
under calibration and the external PDs is established using the pre-calibrated values from
the PC algorithm. The plots in Fig. 6.5 show the measured optical power obtained from
the PDs and read from the ADCs while several MZI elements set to either CROSS or BAR
state and the MZI under calibration is swept again from 0-2V using the PPS. The insets of
Fig. 6.5 show the optical configuration of the switch during the specific MZI calibration,
with the MZI, marked with green circles indicate the MZI under calibration. In the case
of MZI1, the optical signal is coupled from input port 1 and MZI3-5 are all set to the BAR
state to guide the signal to the output ports. In this optical path configuration, MZI1 is in
the BAR state when maximum optical power observed at port 1 and in the CROSS state
when maximum optical power is measured at port 2. In the calibration process of MZI6,
for example, MZI1 is set to BAR and MZI3 is in CROSS. In this configuration, the optical
signal is guided directly to MZI6, and based on the input port to the element, maximum
received power at port 1 corresponds to the BAR state and port 2 to the CROSS state. The
solid and the dashed vertical arrows in Fig. 6.5 indicate the BAR and CROSS state of each
MZI element.
The calibration results of the six elements in the 4×4 switch using the PC algorithm
and the external PDs are summarized in Table 6.1. The obtained control bias voltages
with the two approaches show a good agreement within a few percents of difference.
From the results in Fig. 6, it is also possible to see that the insertion loss per measured
95
Table 6.1: Extracted calibrated bias values of each MZI element using the PC calibration
algorithm and external PDs.
Photo-conductance External photo-diodes
Bar [V] Cross [V] Cross [V] Bar [V] ∆Bar [%] ∆Cross [%]
MZI 1 1.25 1.64 1.27 1.68 2.4 1.58
MZI 2 1.09 1.51 1.07 1.48 2 1.85
MZI 3 1.49 1.10 1.51 1.13 2.7 1.4
MZI 4 1.13 1.47 1.15 1.48 0.6 1.75
MZI 5 1.55 1.18 1.52 1.14 3.4 1.95
MZI 6 1.74 1.4 1.69 1.35 3.6 2.9
path is not significant with increased bias voltage over the doped-heater. The injected
carriers through the n++–n–n++ element do not change the carrier concentration in the
waveguide, hence, there is no additional carrier absorption that contributes to loss[166].
Extinction ratio and insertion loss
With the obtained calibrated results from the PC algorithm, the 4×4 subsystem switch
performance is evaluated first for the extinction ratio and the insertion loss per routing
configuration. Table 6.2 shows MZI states used to control the switch for all possible one
input to one output (input→output) configurations. The BAR and the CROSS state are
denoted with letter ”B” and ”C”. MZI elements not participating in the routing configu-
ration are left at 0V bias state and denoted as ”-”. The MZI configurations are saved as
a look-up table in the central computer and applied through the PPS. At each applied
Table 6.2: Six MZI states for all possible routing configuration ”input port”→ ”output


























routing configuration, received optical power from the four output ports are recorded.
Figure 7(a) shows the measured results for a single routing: 1→4. Based on the look-
up table MZI1-6 are set for the following states [C,-,C,-,B]. The red horizontal line at
15dBm represents the optical input signal operating at 1550nm. 10dB below the laser
level, shown in the dashed green line, is the coupling loss. Insertion loss is defined as the
loss of the signal due to propagation in the switch in a specific routing configuration. The
extinction ratio is the optical power difference between the desired port (port 4) to the
second highest level (port 3). For this specific routing, the insertion loss is 3.8dB, and the
extinction ratio is 14.6dB.
Similar computations are carried out on the rest of the routing configurations and the
results are shown in the bar chart of Fig. 7(b). The crosstalk ranges from 9.92 to 21.51dB
and the insertion loss between 0.88–4.59dB. We believe that the variations between the
routing performances are caused due to loss variations in the switch such as the couplers
and doping level of the heaters. Additionally, due to the small footprint of the 4×4 switch
(2000 µm× 500 µm) with vertical and horizontal separation of 250 µm between the 2× 2
elements, our switch experiences internal thermal crosstalk between the doped-phase
shifters when bias voltages are applied simultaneously to the multiple MZIs.
Data transmission
12.5Gbaud PAM-4 (25Gbps) optical data is used to evaluate the system under transmis-
sion conditions, specifically when switching between the routing configurations based
on Table 2. Four-level PAM signals, 215 symbols in length, and each containing a training
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Figure 6.6: (a) Received optical power measured at all output ports for a single config-
uration of the switch: input optical data from port 1 to output port 4 (1→4). The red
horizontal line represents the input optical power. The difference to the dashed green
line is the loss due to optical fiber coupling. The differences between the green and top
dashed black is the insertion loss of the switch and the differences between the top two
received optical power represent the cross talk of the configuration. (b) Measured cross
talk and insertion loss of all routing configurations of the switch. The x-axis represents
the “input port”→“output port”.
sequence (TS), are generated and loaded into the AWG which was set to operate con-
tinuously. After photo-detection at the receive side, the electrical PAM signals are then
captured digitally using the RTS. The TS is used both for receiver synchronization and to
aid the digital equalization (EQ) process. A Finite Impulse Response (FIR) EQ was used
with filter tap weights updated using a decision directed least mean square (DD-LMS) al-
gorithm. EQ, eye-diagram plotting and BER calculations (after PAM demodulation) were
performed off-line.
Figure 8(a) shows the collected (oversampled) eye diagrams from the output ports
for the 1→4 routing. The results align with the power levels measured in Fig. 7a. As
expected, an open eye is observed at port 4 with a calculated BER of 3.6×10−4. The next
highest optical power is observed in port 3, compared to port 1 and 2, this corresponds
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Figure 6.7: Eye diagram results collected at the output ports for a single configuration of
the switch: input optical data from port 1 to output port 4 (1→4). (b) BER results of PAM
25Gbps for all possible routing configurations of the switch. The x-axis represents the
“input port”→ “output port”.
to the Vp-p of the measured eyes diagrams. Figure 8(b) summarizes the calculated BERs
at the designated output port based on the PC calibrated routing configuration. All the
routings exhibit BER performance between 2.7×10−4 to 5.9×10−4, which is lower than
7% overhead hard-decision FEC limit (BER<3.8×10−3).
6.4 Conclusion
The use of the PC effect is demonstrated as a topology agnostic solution for calibrating
MZI based silicon photonic switches. The steady state and the transient time response is
experimentally characterized and analytical models PC current are presented. Based on
the effect, a general calibration algorithm that supports cascaded MZI switch designs is
outlined.
The calibration procedure is carried out on a 4×4 Benes design and verified against a
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more standard procedure using external PD and is found to operate within a few percents
of difference. The calibrated control biases for the cross and bar states are used to recon-
figure the switch system for all possible input to output routings. Each configuration is
experimentally evaluated for insertion loss (0.88–4.59dB), cross talk (9.92–21.51dB) and
BER of 25Gbps PAM4 signals (2.7×10−4–5.9×10−4).
The results prove that the doped phase-shifter heaters can be utilized for both con-
trolling the state of a 2×2 element and as a fast monitoring element of the optical power
levels. This provides advantages in terms of saving switch footprint area, reducing de-
sign complexity and lower I/O pin count which are important metrics in the design and
deployment of scalable photonic switches.
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Chapter 7
Mach-Zehnder Based WDM Transceivers
Abstract - In this chapter we discuss the use of Mach-Zehnder interferometer (MZI) elements
in WDM transceiver applications. We first compare their operation principle to micro-ring
resonators and discuss the trade-offs when used in multi-Tbit/s subsystem interconnects such
as the ones required in inter-chip networks. Then we demonstrate a transmitter and a re-
ceiver based on MZIs. The first section focuses on a polarization insensitive MZI based WDM
receiver. The receiver includes a polarization splitter/rotator (PSR) that converts any linear
combination of supported modes to the TE0 mode supported by the SiP design. We incorpo-
rate the PSR into a four-channel receiver with 6.5nmWDM spacing. The receiver is tested for
signal integrity with 40 Gbit/s signals, and we show a polarization dependent loss (PDL) of
<1.2dB.
The second section utilizes the MZI structure as a transmitter to generate 8-level pulse-
amplitude modulation (PAM8) format. The differentially driven MZI exhibits high linearity
enabled to achieve 30Gbit/s with BER performance below the 7% FEC limit at -6dBm received
optical power with only 9 equalization taps on the receiver side.
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7.1 Introduction
In chapter 1 we presented a SiP transceiver architecture based on cascaded micro-ring
resonators for inter-chip networks. They are characterized by a small footprint and low
energy consumption per symbol at the expanse of resonance sensitivities that need to
be addressed with closed-loop control [123]. In contrast, Mach-Zehnder interferometer
(MZI) based designs can also be utilized in WDM transceivers. The MZIs are constructed
with several millimeter long waveguides and require higher electrical power to achieve
the pi phase shift compared to the micro-ring resonators. Nevertheless, they are far less
sensitive to temperature variations [167] and exhibit high modulation linearly [168] at
a wide optical bandwidth of operations. These properties enabled the demonstration of
transmitters with 3dB bandwidth of above 50Ghz and modulation rates of 128Gbit/s [15].
The high-linearity further expands the capabilities for quadrature amplitude modulation
formats [169, 170]. On the receiver side, cascaded MZI designs are used as pass-band
filters to de-multiplex incoming WDM signs [62].
Direct conversion of hundreds of I/Os for the inter-chip transceiver design using MZIs
can be problematic due to the high-areal bandwidth density and low power requirements.
However, the efficiency in terms of pJ/bit and the number of MZIs can be reduced with
greater design complexity on the electrical side. This will require the use of serializers
and deserializers converters (SerDes), high-speed drivers and trans-impedance amplifiers
[171] to enable optical I/O with MZI transceivers. For example, the HBM3 consisting
of 1024 O/Is with each delivering 8Gbit/s, the use of a 56Gbit/s PAM4 SerDes [172] can
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reduce the number of I/Os to 15. The trade-offs between the direct conversion of the
highly parallel electrical protocol with MRRs or multiplexing to reduce the number of
electrical I/Os with MZIs opens a design space exploration that must be performed to meet
the system specifications. Integrating high-speed components in the electrical IC design
versus increasing the complexity of the photonic IC can result in various configurations
for optimal performance in terms of energy consumption, ease of electro-optic packaging
and integration, reliability and area.
7.2 Polarization-Insensitive 40Gbit/s 4-WDM Channel
Receiver
Silicon waveguides provide large refractive index contrast enabling small device foot-
prints and low power consumption. In addition, the platform is compatible with comple-
mentary metal-oxide-semiconductor infrastructures to allow co-integration with micro-
electronics [173]. However, waveguides with strong optical confinement usually exhibit
large birefringence, which poses a challenge to many applications. Particularly for re-
ceivers, large polarization-dependent wavelength shifts (PDWS) among demultiplexed
wavelength channels can lead to undesirable signal distortions. To address this issue, a
polarization compensation scheme may be used to align the responses for different polar-
izations when the channel spacing is large, such as coarse wavelength-division multiplex-
ing (CWDM) [174, 175]. However, fabrication errors in the waveguide widths may cause



















PN control Monitor PDs
Figure 7.1: (a) Schematic of a four-channel polarization-insensitive receiver with illustra-
tion of a bi-directional PD (at right) and a 1 × 4 WDM DeMUX (b) Layout of the receiver
chip without showing the metal wire and pads that are used to bias the MZIs. (c) Image
of the fabricated receiver chip. (images adopted from [179])
polarization diversity scheme [176, 177] that separates the two orthogonal polarizations,
and then utilizes two separate demultiplexers to drop off individual wavelength channels.
Here we demonstrate a polarization-insensitive CWDM receiver based on a novel bi-level
Y-junction that could achieve ultra-low polarization-dependent loss (PDL) [178].
Receiver Description
The schematic of the system is depicted in Fig. 7.1(a). An optical signal at an arbitrary po-
larization is coupled to the SiP receiver and separated to two identical branches for WDM
demultiplexing both operating in the fundamental TE mode. Finally, the signal from both
branches is combined by the bi-directional the gain peaking photo-detector [14] shown
in the right of Fig. 7.1. Figure 7.1(b) shows the layout of the receiver chip. It includes















Figure 7.2: Experimental setup for signal integrity evaluation with control polarization
states
six monitoring diodes, and four gain-peaking germanium photodetectors (PDs). The in-
put optical signal is first coupled to the chip via an inverse nano-taper and then is split by
the bi-level Y-junction to two TE modes [179]. Each of the TE modes then enters the MZI
based demultiplexer to be separated according to CWDM channel number. Finally, they
are combined at the gain-peaking PDs from opposite directions. Since both TE and TM
components of the input signal will be converted to TE mode by the bi-level Y-junction
for subsequent processing, the PDWS is eliminated. Any PDL would accumulate from the
difference in the optical paths prior to the arrival of the signal at the inputs of demulti-
plexers, i.e., insertion losses of fiber coupling.
Fig. 7.6(c) shows a microscope image of a fabricated chip. The top and the bottom
pads allow access to the integrated thermal tuners to align the WDM spectra. The chip
has a footprint of 2.4 mm × 2.4 mm and is fabricated an 8-inch SOI wafer, consisting a 220
nm thick silicon film on top of a 2 μm thick buried oxide layer (BOX) [101].
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Experimental Setup and Evaluation
The experimental setup for performance evaluation is illustrated in Fig. 7.2. In our setup, a
continuous-wave (CW) tunable laser (TL) signal was modulated with a pulse- pattern gen-
erator (PPG) to generate a non-return-to-zero (NRZ) 231-1 pseudo-random bit sequence
(PRBS) signal. The signal was then amplified by an erbium-doped fiber amplifier (EDFA).
The amplified light further passed through a polarization controller (PC) and a polariza-
tion scrambler (PS) before edged-coupled onto the chip using tapered fiber. A digital
multimeter (DMM) was used to record the photocurrent of the gain-peaking PDs and a
limiting amplifier (LA) was used to amplify the photocurrent. One output from the LA
went to a BER tester (BERT), and the other output went to a digital communications an-
alyzer (DCA) to record eye diagrams.
We first tuned the demultiplexers in the two branches so their pass-bands align cor-
rectly. After the alignment, the spectra of each channel should be relatively stable regard-
less of the state of polarization (SOP) of the input light. Figure 7.3 shows the measured
spectra at the lowest-loss (maximum responsivity) and highest-loss (minimum responsiv-
ity) SOPs. The worst-case PDL is about 1.2 dB and the worst-case crosstalk level is about
9 dB.
We next characterized the electrical eye diagram of the receiver chip at each channel
with a data rate of 40 Gbps. Figure 7.3(a) shows the captured results for each channel in
three cases. We first examine the eye-diagram with the PS on. Then it was turned off, and
we manually adjusted the PC to achieve the lowest and highest received optical power
denoted as “Off Min” and “Off Max”, respectively. All four channels show open eyes with
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Figure 7.3: Captured thermally tuned spectra for four WDM channels: (a) polarization
state resulting in the lowest loss (dashed line), and (b) polarization state with highest loss
(solid line).
very good channel-to-channel uniformity and very small polarization dependence.
Lastly, we characterized the bit-error ratio (BER) as a function of coupling power to the
chip at each channel with a data rate of 10 Gbps due to the limitation on test equipment.
Figure 7.3(b) shows the measured BER vs. power results of all four channels when turning
on or off the scrambler. Error-free data transmission (BER < 10−12) was achieved for all
four channels when the polarization scrambler was off. A maximum BER power penalty
of 0.9 dB was observed when opening the scrambler, measured at a BER of < 10−9.
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(a) (b)
Figure 7.4: (a) 40 Gb/s eye diagrams (3 mV/div vertically; 5 ps/div horizontally). (b) Ex-
perimental results of BER measurements at 10 Gbps. Dashed and solid lines represent
when the scrambler is on and off, respectively.
7.3 Differentially Driven PAM-8 Modulation with Low
DSP Complexity
In this section, we utilize a SiP traveling wave MZM described in [168] to generate PAM-8
signals with a single differential drive in the C-band. This is enabled through a highly-
linear MZM design operating in a push-pull mode. We analyze the effect of the number
of equalization taps on the bit error rate (BER) to reduce the DSP complexity. An experi-
mental setup driving the MZM at 30Gb/s (limited by the RF packaging) while maintaining
the bit error rate (BER) performance below the 7% forward error correction (FEC) limit
(3.8×10−3) with only 7 taps is demonstrated. Additionally, from the exploration of perfor-




The experimental setup is shown in Fig. 7.5(a) is utilized to drive the MZM with a differ-
ential signal, and to capture and process the received PAM-8 data. The central computer
sets the C-band tunable laser (TL) to the operational wavelength and output power. The
optical carrier is propagating through the polarization controller (PC) to set the mode
to TE supported by the grating coupler element in the modulator. Using MATLAB, a
length of 215 PAM-8 symbols at 10GBaud containing a training sequence are generated
and loaded into a Keysight M8195 arbitrary wave generator (AWG) operating at 86GSa/s.
Using RF amplifiers, the total driving signal is set to 4.8Vp-p and the DC level is set by
two bias-tees. The differential signal is connected in a reverse bias operation to the in-
tegrated PN junctions located on both arms of the MZM. Additionally, the two arms of
the MZM are equipped with two doped heaters allowing thermal tuning of the modula-
tor to the operational wavelength. The output signal from the MZM is connected to an
erbium doped fiber amplifier (EDFA) to compensate for 15dB coupling loss due to pack-
aging (7.5dB per facet) followed by an optical band-pass filter (OBPF) to reduce the effect
of the amplified spontaneous emission noise. For the sensitively measurements, a vari-
able optical attenuator (VOA) is used to control the received optical power at the input
of the avalanched photo-diode (APD). The electrical signal from the APD is sampled us-
ing a Tektronix MSO71254C real-time scope (RTS) operating at 50GSa/s. The received
sampled data is offline processed in MATLAB. First, the data is down-sampled, and then
a timing synchronization is performed. Next, an adaptive equalization algorithm based
on a decision-directed least-mean-square (DD-LMS) is executed to compensate for inter-
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(a) (b)
Figure 7.5: (a) Schematic of the experimental setup (b) An image of the optically and
electrically packaged SiP-MZM
symbol interference and then the bit-error rate (BER) is calculated.
Figure 7.5(b) shows the optically and electrically packaged SiP MZM, which is soldered
on a printed circuit board (PCB). For the optical I/O interface, fibers are glued on top of
the integrated grating couplers. The bandwidth of the device is measured above 15GHz
[168]. However, the measured bandwidth of the packaged MZM is reduced to 8GHz due
to the limited bandwidth of the electrical packaging, i.e., wire-bonds, PCB traces, and
connectors.
Performance Evaluation
Using the experimental setup, we explore the required number of equalization taps to
compensate for the limited bandwidth of the packaged SiP MZM to achieve a BER below
the 7% FEC limit. A DD-LMS equalization algorithm is implemented to adaptively update
weights to minimize symbol errors. The number of the taps is directly related to the power
consumption  [180], which is a critical constraint in short reach optical interconnects.
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FEC limit
Figure 7.6: The BER performance versus the number of equalization taps for -3dBm re-
ceived optical power
The differentially driven PAM-8 MZM is evaluated with two separate optical carrier
wavelengths at 1545 and 1549nm. For both wavelengths, the number of equalization taps
is varied while the optical power is kept at -3dBm. At higher received optical power, no
significant BER improvement is observed. Figure 7.6 shows the measured results where
the black horizontal line indicates the FEC limit. From the measurements, it is shown
that 7 taps and higher are sufficient to achieve performance below the FEC limit, with no
significant improvement above 9 taps for both carriers.
Next, a sensitivity analysis of the BER performance versus the received optical power
is performed for 7 and 9 taps. The optical power is swept from -12dBm to -3dBm while
calculating the BER. The results are summarized in Fig. 3(a) and Fig. 3(b) for 1545nm and
1549nm, respectively. The measurements show that in the case of 7 taps the required re-
ceived optical power to reach the FEC limit is -4.7 and -4.4dBm for 1545 nm and 1549 nm,
respectively. In the case of 9 taps, the required received optical power is -6 and -5.7dBm
for 1545 nm and 1549 nm, respectively. The results show that increasing the number
of equalization taps from 7 to 9 increases the receiver sensitivity by 1.3dB. This result
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(a) (b)
Figure 7.7: (a) and (b) BER performance versus the number of equalization taps for 1545
and 1549nm, respectively (c) and (d) Eye diagram of PAM-8 transmission at -3dBm and 9
taps for 1545 and 1549nm, respectively
indicates the tradeoff between computational complexity versus optical link power bud-
get. The lowest number of taps is not necessarily the optimal approach for the reduction
of the overall power consumption since by increasing the equalization taps we achieve
higher sensitivity which can be utilized in less efficient components of the link such as
the laser source. The eye diagrams of the received data with 9 equalization taps at -3dBm
of received optical power are shown in Fig. 7.7(c) and 7.7(d) for 1545 and 1549nm, respec-
tively. The corresponding BER values are 8.3×10−4 and 1.3×10−3. Compared to other
optical PAM-8 modulator technologies, here, the received PAM-8 eye diagrams using the
highly-linear SiP MZM indicate that no further de-skewing process is required  [181].
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7.4 Conclusion
To accommodate the increased data rates in future inter-chip communications within the
power consumption constraints, we demonstrate a polarization insensitive WDM receiver
and a PAM-8 generation based on MZI elements.
In the first section, we demonstrate a polarization-insensitive WDM receiver chip with
4 wavelength channels at 6.5 nm spacing. The receiver chip includes a bi-level Y-junction,
four gain-peaking germanium PDs, and two cascaded MZI based multiplexers. The re-
ceiver chip is shown to have less than 1.2 dB PDL and no PDWS. Operation at 40 Gbps
with scrambled polarization is demonstrated for all four channels. The low optical loss
dependency due to polarization diversity is a critical technology enabler for optical inter-
connects.
In the second section, we utilize a packaged highly linear SiP MZM to generate 30Gb/s
PAM-8 optical signals with a single push-pull drive, which alleviates modulator packaging
challenges. The tradeoffs between the number of equalization taps and BER performances
are analyzed, and we show that with only 7 taps a performance below the 7% FEC limit is
achieved. Additionally, switching to 9 taps increases receiver sensitivity by 1.3dB. In both
cases, the number of LMS equalization taps are below 10 which classified as a low DSP
complexity. A better RF packaging design has the potential to double the transmitted data
rate by keeping the DSP power consumption low due to the high linearity of our MZM.
The presented exploration of PAM-8 performance trade-offs between DSP resources and
receiver sensitivity is crucial for the next generation of short reach and power-aware
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>1Tbit/s and beyond optical links.
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Conclusion and Final Remarks
The work presented in this dissertation motivates for introducing optical interconnects
in inter-chip networks. Specifically, utilizing the silicon photonic platform to overcome
the challenges of off-loading multi-Tbit/s constructed with highly parallel interfaces. We
develop silicon photonic transceiver and switch architectures to enable disaggregated and
reconfigurable processors to hybrid-memory cubes connectivity. These photonic designs
consist of hundreds of basic building blocks such as micro-ring resonators and 2x2 Mach-
Zehnder elements. With the goal of reducing energy consumption and the photonic de-
sign complexity, we develop a scalable method to digitally control the bias point of these
elements with pulse-width modulation signals. For performance monitoring we present
how doped micro-heaters can be utilized as a control and an in-line optical power sensor
with the photo-conductance effect.
In the later chapters, we focused on controlling and abstracting these photonic sub-
systems. A power efficient algorithm is developed in an FPGA to demonstrate a pro-
grammable configuration of cascaded micro-ring resonators for unicast, multicast and
broadcast transmissions. The sensitivities of the micro-ring resonators are then discussed
and closed-loop techniques are presented to ensure an optimal operation in terms of opti-
cal power budget and signal integrity. The closed loops solutions focused on such scalable
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designs aiming to reduce resource and speed up the tuning process. In the last chapter,
we provide a new approach to calibrate high-radix broadband switches leveraging the
photo-conductance effect. The automated algorithm based on the effect outputs a look-
up table with the biases necessary to establish all possible routing configurations. The
results are rigorously validated with high-speed signals and critical parameters such as
insertion-loss and cross-talk.
The demonstrated control systems are a key factor for enabling commercial deploy-
ment of large scale silicon photonic designs such as the one required for inter-chip inter-
connects.
7.5 Recommendations for Future Work
Following the work presented in this dissertation, a number of research projects can fur-
ther extend the realization and pave the way for commercializing optical interconnects
in inter-chip networks. The methods discussed to control the micro-ring resonators in an
open and closed loop operation can be implemented in an application specific integrated
circuit (ASIC).
Leveraging the photo-conductance effect in doped waveguide heaters as an in-line
optical power meter, a design space exploration can be performed to optimize their op-
eration. The trade-offs between the doping levels, loss and efficiency can be examined
to determine the optical configuration with a complementary analog circuit that can ap-
ply and sense current simultaneously. Additionally, the tap-less calibration approach of
broadband switches can be extended for a closed-loop approach with real-time perfor-
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mance monitoring. Its an essential step for deployment of these switches.
One of the main challenges in the silicon photonic platform is the opto-electrical co-
packaging. The techniques elaborated in the introduction section are still in the research
phase. To expedite and to bring this technology to the mass production in the near future,
solutions for faster packaging prototyping for lab settings should be developed as well as
low-loss and scalable packaging solutions for commercial scale still remain an interesting
and important research area.
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